Skip to Main content Skip to Navigation
Theses

Contribution à la conception de circuits intégrés sécurisés : l'alternative asynchrone

Abstract : This work is focused on the development of new design techniques for
protecting integrated circuits against power analysis attacks by
exploiting the properties of asynchronous logic. In fact, among non
intrusive attacks which exploit the hardware weaknesses of cryptographic devices for retrieving confidential information, the power analysis attacks are the most efficient and the easiest to implement. In this work the countermeasures developed are based on Quasi Delay Insensitive asynchronous logic (QDI) and focused on the protection of integrated circuits against power analysis attacks. The properties of the QDI asynchronous logic are particularly interesting for securing an implementation because it enables the designer to precisely control the current activity. The work was first concentrated on the evaluation of the resistance of asynchronous logic to DPA. The results obtained demonstrate the potentiality of the QDI properties to improving chips' security compared to synchronous logic, and enable us to identify some limits of this approach. We propose a formal analysis to evaluate the sensitivity of QDI asynchronous logic to power analysis and then present new countermeasures that exploit the QDI logic topology. These studies lead to the specification of a new design methodology for implementing secure asynchronous chips which will be integrated in the TAST framework, TIMA Asynchronous Synthesis Tools.
Complete list of metadatas

Cited literature [13 references]  Display  Hide  Download

https://tel.archives-ouvertes.fr/tel-00011457
Contributor : Lucie Torella <>
Submitted on : Wednesday, January 25, 2006 - 6:05:10 PM
Last modification on : Thursday, November 19, 2020 - 3:56:19 PM
Long-term archiving on: : Monday, September 20, 2010 - 2:08:50 PM

Identifiers

  • HAL Id : tel-00011457, version 2

Collections

TIMA | CNRS | UGA

Citation

Ghislain Bouesse. Contribution à la conception de circuits intégrés sécurisés : l'alternative asynchrone. Micro et nanotechnologies/Microélectronique. Institut National Polytechnique de Grenoble - INPG, 2005. Français. ⟨tel-00011457v2⟩

Share

Metrics

Record views

348

Files downloads

1973