Skip to Main content Skip to Navigation

Optimisation et réduction de la variabilité d’une nouvelle architecture mémoire non volatile ultra basse consommation

Abstract : The global semiconductor market is experiencing steady growth due to the development of consumer electronics and the wake of the non-volatile memory market. The importance of these memory products has been accentuated since the beginning of the 2000s by the introduction of nomadic products such as smartphones or, more recently, the Internet of things. Because of their performance and reliability, Flash technology is currently the standard for non-volatile memory. However, the high cost of microelectronic equipment makes it impossible to depreciate them on a technological generation. This encourages industry to adapt equipment from an older generation to more demanding manufacturing processes. This strategy is not without consequence on the spread of the physical characteristics (geometric dimension, thickness ...) and electrical (current, voltage ...) of the devices. In this context, the subject of my thesis is “Optimization and reduction of the variability of a new architecture ultra-low power non-volatile memory”.This study aims to continue the work begun by STMicroelectronics on the improvement, study and implementation of Run-to-Run (R2R) control loops on a new ultra-low power memory cell. In order to ensure the implementation of a relevant regulation, it is essential to be able to simulate the process manufacturing influence on the electrical behavior of the cells, using statistical tools as well as the electric characterization.
Document type :
Complete list of metadata

Cited literature [115 references]  Display  Hide  Download
Contributor : ABES STAR :  Contact
Submitted on : Thursday, August 20, 2020 - 10:49:23 AM
Last modification on : Tuesday, January 18, 2022 - 2:00:07 PM
Long-term archiving on: : Tuesday, December 1, 2020 - 1:36:31 AM


Version validated by the jury (STAR)


  • HAL Id : tel-02918167, version 1



El Amine Agharben. Optimisation et réduction de la variabilité d’une nouvelle architecture mémoire non volatile ultra basse consommation. Autre. Université de Lyon, 2017. Français. ⟨NNT : 2017LYSEM013⟩. ⟨tel-02918167⟩



Record views


Files downloads