A. , Résultats expérimentaux

A. Tableau, 8 -Pourcentage d'outliers pour MergeSort sur ARM Tailles/Nbre d'outliers % d'outliers total % d'outliers supérieur

, Par la suite, nous observons un nombre important des valeurs aberrantes. Pour cela, nous calculons le pourcentage d'outliers pour cet algorithme. Alors, le tableau A.8 donne un aperçu sur le pourcentage total d'outliers et le pourcentage d'outliers par valeurs supérieures pour chaque taille de l'algorithme MergeSort, La figure A.9 et le tableau A.7 montrent les résultats obtenus pour la médiane et la moyenne des permutations avec différentes taille du tableau de l'algorithme MergeSort, vol.5, p.1365

D. Solet, J. Béchennec, and M. Briday, Hw-based architecture for runtime verification of embedded software on sopc systems, 2018 NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2018, pp.249-256, 2018.
URL : https://hal.archives-ouvertes.fr/hal-01804096

B. Riad, Méthodologies de conception pour multiprocesseurs sur circuits logiques programmables, ENSTA ParisTech, 2007.

M. A. , Optimisation multicritere pour le placement d'applications intensives sur systeme-sur-puce (soc), 2010.

L. Huan and Y. Wenhua, Efficient implementation of fpga based on vivado high level synthesis, Computer and Communications (ICCC), pp.2810-2813, 2016.

P. Gilles, Méthodologies de conception conjointe logicielle/matérielle, 2002.

K. Ali, Processus de conception conjointe logiciel matériel dirigés par les modèles, vol.1, 2010.

F. Lino, J. Isabel, M. J. Tenreiro, F. J. Rui, and D. C. Martins, Towards the development of intelligent transportation systems, Intelligent Transportation Systems, pp.1206-1211, 2001.

D. George and D. Panagiotis, Intelligent transportation systems, IEEE Vehicular Technology Magazine, vol.5, issue.1, pp.77-84, 2010.
URL : https://hal.archives-ouvertes.fr/hal-00923274

A. Johann and S. Steve, Intelligent transport systems (its)-an overview, IFAC Proceedings Volumes, vol.33, pp.99-106, 2000.

B. Flavien, A. Emmanuel, and M. René, Positionnement des systèmes multi-agents pour les systèmes de transport intelligents, Revue des Sciences et Technologies de l'Information-Série RIA : Revue d'Intelligence Artificielle, vol.30, pp.299-327, 2016.

N. Satish, M. J. Harris, and M. Garland, Designing efficient sorting algorithms for manycore gpus, 23rd IEEE International Symposium on Parallel and Distributed Processing, pp.1-10, 2009.

C. Grozea, Z. Bankovic, and P. Laskov, FPGA vs. multi-core cpus vs. gpus : Handson experience with a sorting application, Facing the Multicore-Challenge -Aspects of New Paradigms and Technologies in Parallel Computing, pp.105-117, 2010.

K. Nikolajevic, Dynamic autonomous decision-support function for piloting a helicopter in emergency situations. (système décisionnel dynamique et autonome pour le pilotage d'un hélicoptère dans une situation d'urgence), University of Valenciennes and Hainaut-Cambresis, 2016.
URL : https://hal.archives-ouvertes.fr/tel-01468013

H. Claussen, Vehicle navigation systems, Modern Cartography Series, vol.1, pp.225-235, 1991.

M. S. , M. T. , Y. N. , and T. , Comprehensive automobile traffic control system, J. of IECE of Japan, vol.62, pp.870-887, 1979.

K. Rieck and P. Laskov, Language models for detection of unknown attacks in network traffic, Journal in Computer Virology, vol.2, issue.4, pp.243-256, 2007.

N. Barnier, Application de la programmation par contraintes à des problèmes de gestion du trafic aérien. (application of constraint programming to air traffic management problems), 2002.

L. Xavier, La sécurité et la sûreté des transports aériens, 2005.

P. Yann, Aviation civile et terrorisme : naissance et enjeux d'une politique européenne de sûreté des transports aériens, Cultures & Conflits, issue.56, pp.83-119, 2004.

G. Afonso, Vers une nouvelle génération de systèmes de test et de simulation avionique dynamiquement reconfigurables, 2013.

B. Erik, K. Paul, P. Pavel, and K. Kathleen, Summary of avionics technologies, IEEE Aerospace and Electronic Systems Magazine, vol.30, issue.9, pp.6-11, 2015.

B. Gilles, C. Laurent, R. Erba, and O. Mathieu, Synchronization of a dual avionic and non-avionic system, 2018.

G. A. Kemayo, Evaluation et validation des systèmes distribuà c s avioniques, 2014.

S. Tobias, S. Sérgio, T. Cássia, and A. José, An integrated modular avionics development environment, Digital Avionics Systems Conference, 2009. DASC'09. IEEE/AIAA 28th, p.1, 2009.

L. Sifan, H. Lin, L. Yang, and S. Dong, Integrated modular avionics anomaly detection based on symbolic time series analysis, Advanced Information Technology, Electronic and Automation Control Conference (IAEAC, pp.2095-2099, 2017.

K. Tammo, G. Christian, R. Konrad, and L. Pavel, An architecture for inline anomaly detection, Computer Network Defense, pp.11-18, 2008.

S. Omar, B. Rabie, D. David, A. Abedlhakim, B. Nicolas et al., Path planning : A 2013 survey, Industrial Engineering and Systems Management (IESM), pp.1-8, 2013.

S. M. Lavalle, Planning algorithms, 2006.
URL : https://hal.archives-ouvertes.fr/hal-01993243

M. Brady, Artificial intelligence and robotics, Artif. Intell, vol.26, issue.1, pp.79-121, 1985.

O. Souissi, Planification de chemin d'hélicoptères sur une architecture hétérogène cpu fpga haute performance, 2015.

B. Said, B. Assia, T. Mohamed, S. Florentin, and V. Luige, Applying dijkstra algorithm for solving neutrosophic shortest path problem, Advanced Mechatronic Systems (ICAMechS), 2016 International Conference on, pp.412-416, 2016.

H. I. Kang, B. Lee, and K. Kim, Path planning algorithm using the particle swarm optimization and the improved dijkstra algorithm, PACIIA 2008, vol.2, pp.1002-1004, 2008.

J. Yao, C. Lin, X. Xie, A. J. Wang, and C. Hung, Path planning for virtual human motion using improved a* star algorithm, Seventh International Conference on Information Technology : New Generations, ITNG 2010, pp.1154-1158, 2010.

P. E. Hart, N. J. Nilsson, and B. Raphael, A formal basis for the heuristic determination of minimum cost paths, IEEE Trans. Systems Science and Cybernetics, vol.4, issue.2, pp.100-107, 1968.

O. Khatib, Real-time obstacle avoidance for manipulators and mobile robots, Proceedings of the 1985 IEEE International Conference on Robotics and Automation, vol.2, pp.500-505, 1985.

L. S. , Rapidly-exploring random trees : A new tool for path planning, 1998.

C. Shi-gang, W. Hui, and Y. Li, A simulation study of a-star algorithm for robot path planning, 16th international conference on mechatronics technology, pp.506-510

S. Shudong and L. Mao, The coordination path planning of multiple moving robots based on ga, Automation Journal, vol.26, issue.5, pp.672-676, 2000.

R. Bernard and B. Denis, Aide multicritère à la décision : méthodes et cas, 1993.

S. T. , Décider face à la complexité : une approche analytique multicritère d'aide à la décision, Esf Editeur, 1984.

F. Sitorus, J. J. Cilliers, and P. R. Brito-parada, Multi-criteria decision making for the choice problem in mining and mineral processing : Applications and trends, Expert Syst. Appl, vol.121, pp.393-417, 2019.

P. Sd and R. , Application of multi-criteria decision making to sustainable energy planning a review, Renewable and sustainable energy reviews, vol.8, issue.4, pp.365-381, 2004.

C. João, Multicriteria analysis, 1997.

T. Efraim, Decision support and expert systems, Management, 1995.

K. Reuven, F. Paul, and B. Avishai, Multicriterion issues in energy policymaking, European Journal of Operational Research, vol.56, issue.1, pp.30-40, 1992.

M. S. and D. , Multicriteria analysis vs. externalities assessment for the comparative evaluation of electricity generation systems, European Journal of Operational Research, vol.102, issue.2, pp.364-379, 1997.

S. Pekka, H. Joonas, and L. Risto, Comparing multicriteria methods in the context of environmental problems, European Journal of Operational Research, vol.104, issue.3, pp.485-496, 1998.

J. Chhugani, A. D. Nguyen, V. W. Lee, W. Macy, M. Hagog et al., Efficient implementation of sorting on multi-core SIMD CPU architecture, PVLDB, vol.1, issue.2, pp.1313-1324, 2008.

P. Séchet, Efficacité du tri dans le contexte de mémoire virtuelle, 1984.

A. Aggarwal and J. S. Vitter, The input/output complexity of sorting and related problems, Commun. ACM, vol.31, issue.9, pp.1116-1127, 1988.
URL : https://hal.archives-ouvertes.fr/inria-00075827

K. A. Kumar, A survey, discussion and comparison of sorting algorithms, 2014.

S. Asano, T. Maruyama, and Y. Yamaguchi, Performance comparison of fpga, GPU and CPU in image processing, 19th International Conference on Field Programmable Logic and Applications, pp.126-131, 2009.

Y. Yu, V. Kushal, J. Yiyue, and O. Erdal, Comparison of gpu and fpga based hardware platforms for ultrasonic flaw detection using support vector machines, Ultrasonics Symposium (IUS, pp.1-4, 2017.

Z. Dominik, P. Marcin, W. Maciej, and W. Kazimierz, The comparison of parallel sorting algorithms implemented on different hardware platforms, Computer Science, vol.14, issue.4, pp.679-691, 2013.

M. Danelutto, T. D. Matteis, G. Mencagli, and M. Torquati, A divide-and-conquer parallel pattern implementation for multicores, Proceedings of the 3rd International Workshop on Software Engineering for Parallel Systems, SEPS@SPLASH 2016, pp.10-19, 2016.

G. Konstantinos, C. Grigorios, M. Pavlos, N. Antonis, T. Nikos et al., An evaluation of vivado hls for efficient system design, ELMAR, 2016 International Symposium, pp.195-199, 2016.

Y. B. Jmaa, K. M. Ali, D. Duvivier, M. B. Jemaa, and R. B. Atitallah, An efficient hardware implementation of timsort and mergesort algorithms using high level synthesis, 2017 International Conference on High Performance Computing & Simulation, pp.580-587, 2017.

A. , Vhdl implementation of merge sort algorithm, International Journal of Computer Science and Communication Engineering, pp.1-6, 2014.

D. Koch and J. Tørresen, Fpgasort : a high performance sorting architecture exploiting run-time reconfiguration on fpgas for large problem sorting, Proceedings of the ACM/SIGDA 19th International Symposium on Field Programmable Gate Arrays, FPGA 2011, pp.45-54, 2011.

D. Pasetto and A. Akhriev, A comparative study of parallel sort algorithms, Companion to the 26th Annual ACM SIGPLAN Conference on Object-Oriented Programming, Systems, Languages, and Applications, OOPSLA 2011, pp.203-204, 2011.

J. Bilal, M. Bartolomeo, R. Carlo, K. F. Gul, and K. Omar, Fast parallel sorting algorithms on gpus, International Journal of Distributed and Parallel Systems, p.107, 2012.

S. Dong, X. Wang, and X. Wang, A novel high-speed parallel scheme for data sorting algorithm based on fpga, Image and Signal Processing, pp.1-4, 2009.

F. A. Alquaied, A. I. Almudaifer, and M. A. Alshaya, A novel high-speed parallel sorting algorithm based on fpga, Electronics, Communications and Photonics Conference (SIECPC), pp.1-4, 2011.

A. Srivastava, R. Chen, V. K. Prasanna, and C. Chelmis, A hybrid design for high performance large-scale sorting on FPGA, International Conference on ReConFigurable Computing and FPGAs, pp.1-6, 2015.

J. Matai, D. Richmond, D. Lee, Z. Blair, Q. Wu et al., Resolve : Generation of high-performance sorting architectures from high-level synthesis, Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp.195-204, 2016.

R. Chen, S. Siriyal, and V. K. Prasanna, Energy and memory efficient mapping of bitonic sorting on FPGA, Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp.240-249, 2015.

P. D. Jati, A. Ahmad, P. D. Teguh, W. Ari, and F. Andreas, Implementation of serial and parallel bubble sort on fpga, Jurnal Ilmu Komputer dan Informasi, vol.9, issue.2, pp.113-120, 2016.

J. F. Trinidad, R. Cumplido-parra, and C. F. Uribe, An fpga-based parallel sorting architecture for the burrows wheeler transform, 2005 International Conference on Reconfigurable Computing and FPGAs, 2005.

B. Stephen, A. Wendell, L. Marco, and R. Robert, Sorting using the xilinx virtex-4 field programmable gate arrays on the cray xd1, Proc. Craig User Group, pp.1-12, 2008.

Y. Sogabe and T. Maruyama, FPGA acceleration of short read mapping based on sort and parallel comparison, 24th International Conference on Field Programmable Logic and Applications, pp.1-4, 2014.

S. T. Singh, K. Surmeet, and K. Snehdeep, Enhanced insertion sort algorithm, International journal of Computer applications, vol.64, issue.21, 2013.

A. Srivastava, R. Chen, V. K. Prasanna, and C. Chelmis, A hybrid design for high performance large-scale sorting on FPGA, International Conference on ReConFigurable Computing and FPGAs, pp.1-6, 2015.

K. Rieck and P. Laskov, Language models for detection of unknown attacks in network traffic, Journal in Computer Virology, vol.2, issue.4, pp.243-256, 2007.

P. Xuan, W. B. Ligon, P. K. Srimani, R. Ge, and F. Luo, Accelerating big data analytics on HPC clusters using two-level storage, Parallel Computing, vol.61, pp.18-34, 2017.

P. Dwi, A. M. Roby, W. Ari, and T. M. , Investigation of flip-flop performance on different type and architecture in shift register with parallel load applications, Jurnal Ilmu Komputer dan Informasi, vol.8, issue.2, pp.83-91, 2015.

J. Cong, B. Liu, S. Neuendorffer, J. Noguera, K. A. Vissers et al., Highlevel synthesis for fpgas : From prototyping to deployment, IEEE Trans. on CAD of Integrated Circuits and Systems, vol.30, issue.4, pp.473-491, 2011.

P. Coussy, D. D. Gajski, M. Meredith, and A. Takach, An introduction to high-level synthesis, IEEE Design & Test of Computers, vol.26, issue.4, pp.8-17, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00447325

J. Harkins, T. A. El-ghazawi, E. El-araby, and M. Huang, Performance of sorting algorithms on the SRC 6 reconfigurable computer, Proceedings of the 2005 IEEE International Conference on Field-Programmable Technology, FPT 2005, pp.295-296, 2005.

B. Shahzad and M. , Enhanced shellsorting algorithm, computer journal of Enformatika, vol.21, issue.6, pp.66-70, 2007.

A. K. Sikder, A comparative analysis of sorting algorithms with focus on merge sort, 2018.

A. H. and B. G. , Comparative performance evaluation of heapsort and quick-sort algorithms, International Journal of Computing, vol.3, issue.2, pp.39-57, 2014.

E. Manca, A. Manconi, A. Orro, G. Armano, and L. Milanesi, Cuda-quicksort : an improved gpu-based implementation of quicksort, Concurrency and Computation : Practice and Experience, vol.28, issue.1, pp.21-43, 2016.

A. Ribon, Amelioration du processus de và c rification des achitectures gà c nà c rà c es à l'aide d'outils de synthese de haut-niveau, 2016.

V. Sharma, P. S. Sandhu, S. Singh, and B. Saini, Analysis of modified heap sort algorithm on different environment, World Academy of Science, Engineering and Technology, vol.42, 2008.

M. Mehdi, Parallel hybrid optimization methods for permutation based problems, 2011.
URL : https://hal.archives-ouvertes.fr/tel-00841962

D. L. Shell, A high-speed sorting procedure, Commun. ACM, vol.2, issue.7, pp.30-32, 1959.

M. Abid, K. Jerbi, M. Raulet, O. Déforges, and M. Abid, Efficient system-level hardware synthesis of dataflow programs using shared memory based FIFO -HEVC decoder case study, Signal Processing Systems, vol.90, issue.1, pp.127-144, 2018.
URL : https://hal.archives-ouvertes.fr/hal-01709634

K. Akash, D. Akshay, and S. Gautam, Merge sort algorithm, International Journal of Research, vol.1, issue.11, pp.16-21, 2014.

N. Auger, C. Nicaud, and C. Pivoteau, Merge Strategies : from Merge Sort to TimSort, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01212839

Y. Zhang, Y. Zhao, and D. Sanán, A verified timsort C implementation in isabelle/hol, CoRR, 2018.

D. Knuth, The art of computer programming, vol.3, 1998.

J. Barbay and G. Navarro, On compressing permutations and adaptive sorting, Theor. Comput. Sci, vol.513, pp.109-123, 2013.

R. C. Team, R : A language and environment for statistical computing, dim (ca533), vol.1, p.34, 2018.

V. Chandola, A. Banerjee, and V. Kumar, Anomaly detection : A survey, ACM computing surveys (CSUR), vol.41, issue.3, p.15, 2009.

. Asme, The Performance Test Standard PTC 19.1-2005 Test Uncertainty, Available : Technicalreport,AmericanSocietyofMechanicalEngineers, 2005.

. Xilinx and . Inc, Zynq-7000 All Programmable SoC Software Developers Guide, Version 9, 2014.

. Arm and . Inc, AMBA AXI and ACE protocol specification, 2013.

M. Baklouti, Y. Aydi, P. Marquet, J. Dekeyser, and M. Abid, Scalable mpnoc for massively parallel systems -design and implementation on FPGA, Journal of Systems Architecture -Embedded Systems Design, vol.56, issue.7, pp.278-292, 2010.
URL : https://hal.archives-ouvertes.fr/inria-00525343

P. Leon,

E. Matthews, L. Shannon, and A. Fedorova, Shared memory multicore microblaze system with SMP linux support, TRETS, vol.9, issue.4, p.22, 2016.

J. Xiao, P. Andelfinger, D. Eckhoff, W. Cai, and A. Knoll, A survey on agent-based simulation using hardware accelerators, ACM Comput. Surv, vol.51, issue.6, p.35, 2019.

S. Guan-ming, C. Qian, Y. Peng, and Q. Sheng, Hardware efficient sparse fir filtering in layered video coding, 2019.

S. Al-azawi, O. Nibouche, S. Boussakta, and G. Lightbody, New fast and areaefficient pipeline 3-d DCT architectures, Digital Signal Processing, vol.84, pp.15-25, 2019.

G. Mario, Q. Fahad, T. Jarmo, and G. Oscar, Hardware architectures for the fast fourier transform, Handbook of Signal Processing Systems, pp.613-647, 2019.

, Cours FPGA : L'architecture SOPC Des FPGAs, 2014.

R. S. Patti, Three-dimensional integrated circuits and the future of system-on-chip designs, Proceedings of the IEEE, vol.94, issue.6, pp.1214-1224, 2006.

. Xilinx and . Inc, ZC-702 Evaluation Board for the Zynq-7000 XC7Z020 All Programmable SoC, 2013.

. Arm and . Inc, AMBA AXI and ACE protocol specification, 2013.

, Xilinx UG761 (v13.4) axi reference guide, 2012.

F. Tom, Vivado design suite user guide high-level synthesis, White Paper, vol.5, p.30, 2012.

R. Nane, V. M. Sima, C. Pilato, J. Choi, B. Fort et al., A survey and evaluation of FPGA high-level synthesis tools, IEEE Trans. on CAD of Integrated Circuits and Systems, vol.35, issue.10, pp.1591-1604, 2016.

X. Liu, Y. Chen, T. Nguyen, S. T. Gurumani, K. Rupnow et al., High level synthesis of complex applications : An H.264 video decoder, Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp.224-233, 2016.

E. Kalali and I. Hamzaoglu, FPGA implementations of HEVC inverse DCT using high-level synthesis, 2015 Conference on Design and Architectures for Signal and Image Processing, pp.1-6, 2015.

P. Sjovall, V. Viitamaki, J. Vanne, and T. D. Hämäläinen, High-level synthesis implementation of HEVC 2-d DCT/DST on FPGA, 2017 IEEE International Conference on Acoustics, Speech and Signal Processing, pp.1547-1551, 2017.

M. Kammoun, A. Ben-atitallah, R. Ben-atitallah, and N. Masmoudi, Design exploration of efficient implementation on soc heterogeneous platform : Hevc intra prediction application, International Journal of Circuit Theory and Applications, vol.45, issue.12, pp.2243-2259, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01435190

M. and L. Guen, La boîte à moustaches de tukey, un outil pour initier à la statistique, Statistiquement votre-SFDS, issue.4, pp.1-3, 2001.