Skip to Main content Skip to Navigation

Design space exploration of 64-bit arm compute nodes for highly energy effcient Exascale

Abstract : This work is part of a family of European projects called Mont-Blanc whose objective is to develop the next generation of Exascale systems. It addresses specifically the issue of energy efficiency, at micro-architectural level first by considering the use of 64-bit Armv8-A based compute nodes and an associated relevant SoC topology, and examine also the runtime aspects with notably the study of power management strategies that can be better suited to the constraints of HPC highly parallel processing. A design space exploration methodology capable of supporting the simulation of large manycore computing clusters is developped and lead to propose, design and evaluate multi-SoC and their associated SoC Coherent Interconnect models (SCI). This approach is then used to define a pre-exascale architecture allowing to globally reduce the complexity and cost of chip developments without sacrifying performances. The resulting partitioning scheme introduces interesting perspectives at technology level such as the integration of more compute nodes directly on an interposer based System-in-Package (SiP), possibly based on 3D Through Silicon Vias (TSVs) using High Memory Bandwidth (HBM). Energy efficiency is addressed more directly in second instance by studying current power management policies and proposing two strategies to help reducing power while preserving performances. The first one exploits finer application execution knowledge to adjust the frequency of extensive parallel threads and better balance their execution time. The second strategy reduces core frequencies at synchronisation points of jobs to avoid running the cores at full speed while it is not necessary. Experiment results with these strategies, both in simulation and real hardware, show the possibilities offered par this approach to address the strong requirements of Exascale platforms.
Complete list of metadatas

Cited literature [86 references]  Display  Hide  Download
Contributor : Abes Star :  Contact
Submitted on : Thursday, April 2, 2020 - 5:03:49 PM
Last modification on : Monday, October 19, 2020 - 11:12:38 AM


Version validated by the jury (STAR)


  • HAL Id : tel-02530122, version 1



Joël Wanza Weloli. Design space exploration of 64-bit arm compute nodes for highly energy effcient Exascale. Electronics. Université Côte d'Azur, 2019. English. ⟨NNT : 2019AZUR4042⟩. ⟨tel-02530122⟩



Record views


Files downloads