J. Bardeen, Research leading to point-contact transistor, Science, vol.126, issue.3264, pp.105-112, 1957.

J. S. Kilby, Invention of the integrated circuit, IEEE Transactions on electron devices, vol.23, issue.7, pp.648-654, 1976.

G. E. Moore, Progress in digital integrated electronics, IEDM Technical Digest, pp.11-13, 1975.

G. E. Moore, Cramming more component onto integrated circuits, Electronics, vol.38, issue.8, pp.114-117, 1965.

P. A. Gargini, Roadmap evolution: from NTRS to ITRS, from ITRS 2.0 to IRDS, International Conference on Extreme Ultraviolet Lithography 2017, vol.10450, p.1045018, 2017.

, International Technology Roadmap for Semiconductors, 2005.

, International Technology Roadmap for Semiconductors, 2007.

, International Technology Roadmap for Semiconductors, 2009.

, International Technology Roadmap for Semiconductors, 2011.

, International Technology Roadmap for Semiconductors, 2013.

G. Spierings, Wet chemical etching of silicate glasses in hydrofluoric acid based solutions, Journal of Materials science, vol.28, issue.23, pp.6261-6273, 1993.

J. A. Bondur, Dry process technology (reactive ion etching), Journal of Vacuum Science and Technology, vol.13, issue.5, pp.1023-1029, 1976.

R. Roucou, Analyse expérimentale et numérique des défaillances mécaniques locales in-REFERENCES 45

, High Temperature Storage Life," standard, JEDEC Solid State Technology Association, 2015.

M. M. Waldrop, The chips are down for moore's law, Nature News, vol.530, issue.7589, p.144, 2016.

M. T. Bohr, Interconnect scaling-the real limiter to high performance ulsi, Electron Devices Meeting, pp.241-244, 1995.

M. M. Waldrop, More than moore, Nature, vol.530, issue.7589, pp.144-148, 2016.

, Edition), National Technology Roadmap for Semiconductors, 1997.

K. L. Tai, System-in-package (sip): challenges and opportunities, Proceedings of the ASP-DAC 2000. Asia and South Pacific, pp.191-196, 2000.

K. M. Brown, System in package" the rebirth of sip, Custom Integrated Circuits Conference, pp.681-686, 2004.

B. Vianne, Intégration d'un interposeur actif silicium pour l'élaboration de circuits électroniques complexes, 2016.

P. Garrou, C. Bower, and P. Ramm, Handbook of 3D Integration, Technology and Applications of 3D Integrated Circuits, vol.1, 2011.

J. W. Joyner, P. Zarkesh-ha, and J. D. Meindl, A stochastic global net-length distribution for a three-dimensional system-on-a-chip (3d-soc), Proceedings. 14th Annual IEEE International, pp.147-151, 2001.

J. P. Gambino, S. A. Adderly, and J. U. Knickerbocker, An overview of through-silicon-via technology and manufacturing challenges, Microelectronic Engineering, vol.135, pp.73-106, 2015.

P. Garrou, J. J. Lu, and P. Ramm, Three-dimensional integration, Handbook of Wafer Bonding, pp.261-278, 2012.

C. Ko and K. Chen, Wafer-level bonding/stacking technology for 3d integration, Microelectronics reliability, vol.50, pp.481-488, 2010.

Y. Xie, Processor architecture design using 3d integration technology, VLSI Design, 2010. VLSID'10. 23rd International Conference on, pp.446-451, 2010.

P. Garrou, J. J. Lu, and P. Ramm, Cu/sio 2 hybrid bonding, Handbook of Wafer Bonding, pp.261-278, 2012.

P. Enquist, Metal/silicon oxide hybrid bonding, Handbook of Wafer Bonding, pp.261-278, 2012.

E. Beyne, S. Kim, L. Peng, N. Heylen, J. De-messemaeker et al., Scalable, sub 2µm pitch, cu/sicn to cu/sicn hybrid wafer-to-wafer bonding technology, Electron Devices Meeting (IEDM, pp.32-36, 2017.

A. Jourdain, S. Stoukatch, P. De-moor, W. Ruythooren, S. Pargfrieder et al., Simultaneous cu-cu and compliant dielectric bonding for 3d stacking of ics, 2007 IEEE International Interconnect Technology Conferencee, pp.207-209, 2007.

J. Mcmahon, E. Chan, S. Lee, R. Gutmann, and J. Lu, Bonding interfaces in waferlevel metal/adhesive bonded 3d integration, 2008 58th Electronic Components and Technology Conference, pp.871-878, 2008.

F. Niklaus, P. Enoksson, E. Kälvesten, and G. Stemme, Low-temperature full wafer adhesive bonding, Journal of Micromechanics and Microengineering, vol.11, issue.2, p.100, 2001.

P. Gueguen, L. D. Cioccio, P. Gergaud, M. Rivoire, D. Scevola et al., Copper direct-bonding characterization and its interests for 3D integration, Journal of The Electrochemical Society, vol.156, issue.10, pp.772-776, 2009.

B. Rebhan, M. Bernauer, T. Wagenleitner, M. Heilig, F. Kurz et al., < 200 nm wafer-to-wafer overlay accuracy in wafer level cu/sio2 hybrid bonding for bsi cis, Electronics Packaging and Technology Conference (EPTC), pp.1-4, 2015.

J. Burns, L. Mcilrath, C. Keast, C. Lewis, A. Loomis et al., Threedimensional integrated circuits for low-power, high-bandwidth systems on a chip, Solid-State Circuits Conference, pp.268-269, 2001.

V. Suntharalingam, R. Berger, J. A. Burns, C. K. Chen, C. Keast et al., Megapixel CMOS image sensor fabricated in three-dimensional integrated circuit technology, Solid-State Circuits Conference, pp.356-357, 2005.

R. Yarema, G. Deptuch, and R. Lipton, Recent results for 3d pixel integrated circuits using copper-copper and oxide-oxide bonding, Fermi National Accelerator Lab.(FNAL), 2014.

M. Goto, K. Hagiwara, Y. Iguchi, H. Ohtake, T. Saraya et al., Three-dimensional integrated CMOS image sensors with REFERENCES 49

, International Journal of Solids and Structures, vol.117, pp.208-220, 2017.

K. A. Ewuame, V. Fiori, K. Inal, P. Bouchard, S. Gallois-garreignot et al., Investigations of thermomechanical stress induced by TSV-middle (through-silicon via) in 3-D ICs by means of CMOS sensors and finite-element method, IEEE Transactions on Components, Packaging and Manufacturing Technology, vol.5, issue.8, pp.1085-1092, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01221158

Y. Arai and M. Motoyoshi, Application of 3d stacking technology to SOI radiation image sensor, Electrical Design of Advanced Packaging and Systems Symposium (EDAPS), pp.5-8, 2013.

C. C. Liu, C. Chang, H. Tu, C. Y. Chao, F. Hsueh et al., A peripheral switchable 3d stacked CMOS image sensor, VLSI Circuits Digest of Technical Papers, pp.1-2, 2014.

A. Suzuki, N. Shimamura, T. Kainuma, N. Kawazu, C. Okada et al., A 1/1.7-inch 20mpixel Back-illuminated stacked CMOS image sensor for new imaging applications, Solid-State Circuits Conference-(ISSCC), pp.1-3, 2015.
URL : https://hal.archives-ouvertes.fr/in2p3-00420482

M. Ikebe, D. Uchida, Y. Take, M. Someya, S. Chikuda et al., Image sensor/digital logic 3d stacked module featuring inductive coupling channels for high speed/low-noise image transfer, VLSI Circuits (VLSI Circuits), pp.82-83, 2015.

H. Wakabayashi, A. Suzuki, N. Shimamura, T. Kainuma, K. Koiso et al., A 1/1.7-inch 20mpixel Backilluminated Stacked CMOS Image Sensor with parallel multiple sampling, Proc, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01818202

. Iisw, , pp.44-47, 2015.

C. C. Liu, M. M. Mhala, C. Chang, H. Tu, P. Chou et al., A 1.5v 33mpixel 3d-stacked CMOS image sensor with negative substrate bias, 2016 IEEE International Solid-State Circuits Conference (ISSCC), pp.124-125, 2016.
URL : https://hal.archives-ouvertes.fr/in2p3-00420482

T. Arai, T. Yasue, K. Kitamura, H. Shimamoto, T. Kosugi et al., A 1.1µm 33mpixel 240fps 3d-stacked CMOS image sensor with 3-stage cyclic-based analog-to-digital converters, 2016 IEEE International Solid-State Circuits Conference (ISSCC), pp.126-128, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01222207

H. Sugo, S. Wakashima, R. Kuroda, Y. Yamashita, H. Sumi et al., A dead-time free global shutter CMOS image sensor with in-pixel LOFIC and ADC using pixel-wise connections, VLSI Circuits (VLSI-Circuits), 2016.

, IEEE Symposium on, pp.1-2, 2016.

T. Haruta, T. Nakajima, J. Hashizume, T. Umebayashi, H. Takahashi et al., A 1/2.3inch 20mpixel 3-layer stacked CMOS Image Sensor with DRAM, 2017 IEEE International Solid-State Circuits Conference (ISSCC), pp.76-77, 2017.

T. Yamazaki, H. Katayama, S. Uehara, A. Nose, M. Kobayashi et al., A 1ms high-speed vision chip with 3d-stacked 140gops columnparallel PEs for spatio-temporal image processing, 2017 IEEE International Solid-State Circuits Conference (ISSCC), pp.82-83, 2017.

B. Hseih, S. Khawam, N. Ioannis, M. Muir, K. Le et al.,

C. Chang and . Liu, A 3d Stacked Programmable Image Processing, p.40

, nm Logic Process with a Detector Array in a 45nm CMOS Image Sensor Technologies, Proceedings of the 2017 International Image Sensor Workshop, vol.30, pp.4-7, 2017.

T. Takahashi, Y. Kaji, Y. Tsukuda, S. Futami, K. Hanzawa et al., A 4.1 Mpix 280fps stacked CMOS image sensor with array-parallel ADC architecture for region control, VLSI Circuits, 2017.
URL : https://hal.archives-ouvertes.fr/hal-02375787

, Symposium on, pp.244-245, 2017.

M. Lee, A. Ximenes, P. Padmanabhan, T. Wang, K. Huang et al., A back-illuminated 3d-stacked single-photon avalanche diode in 45nm CMOS technology, Electron Devices Meeting (IEDM, pp.16-22, 2017.

O. Kumagai, A. Niwa, K. Hanzawa, H. Kato, S. Futami et al., A 1/4-inch 3.9 Mpixel lowpower event-driven back-illuminated stacked CMOS image sensor, Solid-State Circuits Conference-(ISSCC), pp.86-88, 2018.

P. Chou, C. Chang, M. M. Mhala, C. C. Liu, C. Y. Chao et al., A 1.1 µm-Pitch 13.5 Mpixel 3d-stacked CMOS image sensor featuring 230fps full-high-definition and 514fps high-definition videos by reading 2 or 3 rows simultaneously using a column-switching matrix, Solid-State Circuits Conference-(ISSCC), pp.88-90, 2018.
URL : https://hal.archives-ouvertes.fr/hal-01327684

A. R. Ximenes, P. Padmanabhan, M. Lee, Y. Yamashita, D. Yaung et al., A 256 × 256 45/65nm 3d-stacked SPAD-based direct TOF image sensor for LiDAR applications with optical polar modulation for up to 18.6 dB interference suppression, Solid-State Circuits Conference-(ISSCC), pp.96-98, 2018.

V. C. Venezia, A. C. Hsiung, K. Ai, X. Zhao, Z. Lin et al.,

L. A. Webster and . Grant, 1.5mu Dual Conversion Gain, Backside Illuminated Image Sensor Using Stacked Pixel Level Connections with 13ke-Full-Well Capacitance and 0
URL : https://hal.archives-ouvertes.fr/pasteur-00614343

, 2018 IEEE International Electron Devices Meeting (IEDM), pp.10-11, 2018.

R. I. Made, C. L. Gan, L. Yan, K. H. Kor, H. L. Chia et al., Experimental characterization and modeling of the mechanical properties of cu-cu thermocompression bonds for three-dimensional integrated circuits, Acta Materialia, vol.60, issue.2, pp.578-587, 2012.

G. Galilei, Discorsi e Dimostrazioni Matematiche Intorno a Due Nuove Scienze. Leiden: Elzevir, 1638. (Giornata Prima, p.11, 1914.

R. J. Strutt, A study of glass surfaces in optical contact, Proceedings of the Royal Society of London. Series A-Mathematical and Physical Sciences, vol.156, issue.888, pp.326-349, 1936.

U. Biermann, A. Van-gorkum, and J. Pals, Direct bonding: From an optical technology to a broad research topic, Philips Journal of Research, vol.49, issue.1-2, pp.1-10, 1995.

J. Lasky, Wafer bonding for silicon-on-insulator technologies, Applied Physics Letters, vol.48, issue.1, pp.78-80, 1986.

M. Shimbo, K. Furukawa, K. Fukuda, and K. Tanzawa, Silicon-to-silicon direct bonding method, Journal of Applied Physics, vol.60, issue.8, pp.2987-2989, 1986.

J. N. Israelachvili, Intermolecular and surface forces, 2015.

Z. Liau, Semiconductor wafer bonding via liquid capillarity, Applied Physics Letters, vol.77, issue.5, pp.651-653, 2000.

C. Jerez-hanckes, D. Qiao, and S. Lau, A study of si wafer bonding via methanol capillarity, Materials chemistry and physics, vol.77, issue.3, pp.751-754, 2003.

J. Berthier, K. Brakke, F. Grossi, L. Sanchez, and L. D. Cioccio, Self-alignment of silicon chips on wafers: A capillary approach, Journal of Applied Physics, vol.108, issue.5, p.54905, 2010.

H. Rayssac, M. O. , B. Aspar, and B. Ghyselen, The bonding energy control: an original way to debondable substrates, Semiconductor Wafer Bonding VII: Science, Technology, and Applications: Proceedings of the International Symposium, p.49, 2003.

E. Navarro, Direct wafer bonding dynamics, 2014.
URL : https://hal.archives-ouvertes.fr/tel-01048574

D. Kubair and S. Spearing, Cohesive zone model for direct silicon wafer bonding, Journal of Physics D: Applied Physics, vol.40, issue.10, p.3070, 2007.

F. Rieutord, B. Bataillou, and H. Moriceau, Dynamics of a bonding front, Physical review letters, vol.94, issue.23, p.236101, 2005.

E. Navarro, Y. Bréchet, R. Moreau, T. Pardoen, J. Raskin et al., Direct silicon bonding dynamics: A coupled fluid/structure analysis, Applied Physics Letters, vol.103, issue.3, p.34104, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00869261

D. Radisson, F. Fournel, and E. Charlaix, Modelling of the direct bonding wave, Microsystem Technologies, vol.21, pp.969-971, 2015.

Q. Tong and U. Goesele, Semiconductor wafer bonding: science and technology, 1999.

C. Ventosa, F. Rieutord, L. Libralesso, C. Morales, F. Fournel et al., Hydrophilic low-temperature direct wafer bonding, Journal of Applied Physics, vol.104, issue.12, p.123524, 2008.

T. Plach, K. Hingerl, S. Tollabimazraehno, G. Hesser, V. Dragoi et al., Mechanisms for room temperature direct wafer bonding, Journal of Applied Physics, vol.113, issue.9, p.94905, 2013.

E. Navarro, Y. Bréchet, A. Barthelemy, I. Radu, J. Raskin et al., Adhesion and separation models for direct hydrophilic bonding, Journal of Applied Physics, vol.117, issue.8, p.85305, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01211329

U. Gösele, H. Stenzel, T. Martini, J. Steinkirchner, D. Conrad et al., Self-propagating room-temperature silicon wafer bonding in ultrahigh vacuum, Applied physics letters, vol.67, issue.24, pp.3614-3616, 1995.

F. Fournel, Applications de l'adhésion moléculaire. Habilitation à diriger des recherches (HDR), 2009.

K. T. Turner and S. M. Spearing, Modeling of direct wafer bonding: Effect of wafer bow and etch patterns, Journal of Applied Physics, vol.92, issue.12, pp.7658-7666, 2002.

K. T. Turner, M. Thouless, and S. Spearing, Mechanics of wafer bonding: Effect of clamping, Journal of applied physics, vol.95, issue.1, pp.349-355, 2004.

K. T. Turner, Wafer bonding: mechanics-based models and experiments, 2004.

D. V. Kubair, D. J. Cole, L. C. Ciacchi, and S. M. Spearing, Multiscale mechanics modeling of direct silicon wafer bonding, Scripta Materialia, vol.60, issue.12, pp.1125-1128, 2009.

R. Estevez, G. Parry, and P. Mcgarry, Modelling of molecular bonding with a cohesive zone model strategy, Proceedings of the Thirteenth International Conference on Fracture (ICF13), 2013.

F. Fournel, L. Continni, C. Morales, J. Fonseca, H. Moriceau et al., Measurement of bonding energy in an anhydrous nitrogen atmosphere and its application to silicon direct bonding technology, Journal of Applied Physics, vol.111, issue.10, p.104907, 2012.

W. Maszara, G. Goetz, A. Caviglia, and J. Mckitterick, Bonding of silicon wafers for silicon-on-insulator, Journal of Applied Physics, vol.64, issue.10, pp.4943-4950, 1988.

Y. Bertholet, F. Iker, J. Raskin, and T. Pardoen, Steady-state measurement of wafer bonding cracking resistance, Sensors and Actuators A: Physical, vol.110, issue.1-3, pp.157-163, 2004.

A. Masolin, P. Bouchard, R. Martini, and M. Bernacki, Thermo-mechanical and fracture properties in single-crystal silicon, Journal of Materials Science, vol.48, issue.3, pp.979-988, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00720597

R. Stengl, T. Tan, and U. Gösele, A model for the silicon wafer bonding process, Japanese Journal of Applied Physics, vol.28, issue.10R, p.1735, 1989.

D. Timpel, M. Schaible, and K. Scheerschmidt, Molecular dynamics studies of silica wafer bonding, Journal of applied physics, vol.85, issue.5, pp.2627-2635, 1999.

D. A. Litton and S. H. Garofalini, Modeling of hydrophilic wafer bonding by molecular dynamics simulations, Journal of Applied Physics, vol.89, issue.11, pp.6013-6023, 2001.

D. J. Cole, M. C. Payne, G. Csányi, S. M. Spearing, and L. Colombi-ciacchi, Development of a classical force field for the oxidized si surface: Application to hydrophilic wafer bonding, The Journal of chemical physics, vol.127, issue.20, p.204704, 2007.

S. Leroch and M. Wendland, Simulation of forces between humid amorphous silica surfaces: A comparison of empirical atomistic force fields, The Journal of Physical Chemistry C, vol.116, issue.50, pp.26247-26261, 2012.

D. Grierson and K. T. Turner, Characterization of hysteresis of surface energy in roomtemperature direct bonding processes, ECS Transactions, vol.33, issue.4, pp.573-580, 2010.

H. Yu and Z. Suo, A model of wafer bonding by elastic accommodation, Journal of the Mechanics and Physics of Solids, vol.46, issue.5, pp.829-844, 1998.

Q. Tong and U. Gösele, Semiconductor wafer bonding: recent developments, Materials Chemistry and physics, vol.37, issue.2, pp.101-127, 1994.

Q. Tong and U. Gösele, Thickness considerations in direct silicon wafer bonding, Journal of the Electrochemical Society, vol.142, issue.11, pp.3975-3979, 1995.

N. Miki and S. Spearing, Effect of nanoscale surface roughness on the bonding energy of direct-bonded silicon wafers, Journal of Applied Physics, vol.94, issue.10, pp.6800-6806, 2003.

K. Turner, S. Spearing, W. Baylies, M. Robinson, and R. Smythe, Effect of nanotopography in direct wafer bonding: modeling and measurements, IEEE transactions on semiconductor manufacturing, vol.18, issue.2, pp.289-296, 2005.

J. Greenwood and J. P. Williamson, Contact of nominally flat surfaces, Proceedings of the royal society of London. Series A. Mathematical and physical sciences, vol.295, issue.1442, pp.300-319, 1966.

C. Gui, M. Elwenspoek, N. Tas, and J. G. Gardeniers, The effect of surface roughness on direct wafer bonding, Journal of applied physics, vol.85, issue.10, pp.7448-7454, 1999.

B. V. Derjaguin, V. M. Muller, and Y. P. Toporov, Effect of contact deformations on the adhesion of particles, Journal of Colloid and interface science, vol.53, issue.2, pp.314-326, 1975.

F. Rieutord, H. Moriceau, R. Beneyton, L. Capello, C. Morales et al., Rough surface adhesion mechanisms for wafer bonding, ECS Transactions, vol.3, issue.6, pp.205-215, 2006.

G. Liao, T. Shi, X. Lin, and Z. Ma, Effect of surface characteristic on room-temperature silicon direct bonding, Sensors and Actuators A: Physical, vol.158, issue.2, pp.335-341, 2010.

K. L. Johnson, K. Kendall, and A. Roberts, Surface energy and the contact of elastic solids, Proceedings of the royal society of London. A. mathematical and physical sciences, vol.324, pp.301-313, 1971.

B. Anglicus, De genuinis rerum coelestium terrestrium at inferarum proprietatibus rerum. 1240. (Book, vol.16, p.718, 1601.

M. Kräuter, . Sci, and . Eng, , vol.25, p.1, 1999.

J. T. Desaguliers, Some experiments concerning the cohesion of lead, Philosophical Transactions, vol.33, pp.325-347, 1725.

B. Derby and E. Wallach, Joining methods in space: A theoretical model for diffusion bonding, Acta Astronautica, vol.7, issue.4-5, pp.685-698, 1980.

P. Gondcharton, Intégration du collage direct: Couches minces métalliques et évolutions morphologiques, 2015.

A. Coucoulas, Hot work ultrasonic bonding-a method of facilitating metal flow by restoration processes, Proc. 20 IEEE Electronic Components Conf, pp.549-556, 1970.

Y. A. Li, R. W. Bower, and I. Bencuya, Low temperature copper to copper direct bonding, Japanese journal of applied physics, vol.37, issue.9A, p.1068, 1998.

C. Ko and K. Chen, Low temperature bonding technology for 3d integration, Microelectronics reliability, vol.52, pp.302-311, 2012.

F. Baudin, Contribution à l'étude des phénomènes mis en jeu par le collage direct à basse température de couches métalliques et oxydes métalliques, 2013.

K. N. Chen, A. Fan, and R. Reif, Interfacial morphologies and possible mechanisms of copper wafer bonding, Journal of Materials Science, vol.37, issue.16, pp.3441-3446, 2002.

I. Radu, D. Landru, G. Gaudin, G. Riou, C. Tempesta et al., Recent developments of cu-cu nonthermo compression bonding for wafer-to-wafer 3d stacking, 2010 IEEE International 3D Systems Integration Conference (3DIC), pp.1-6, 2010.

L. D. Cioccio, P. Gueguen, R. Taibi, D. Landru, G. Gaudin et al., An overview of patterned metal/dielectric surface bonding: mechanism, alignment and characterization, Journal of The Electrochemical Society, vol.158, issue.6, pp.81-86, 2011.

M. Martinez, M. Legros, T. Signamarcheix, L. Bally, S. Verrun et al., Mechanisms of copper direct bonding observed by in-situ and quantitative transmission electron microscopy, Thin Solid Films, vol.530, pp.96-99, 2013.

L. D. Cioccio, F. Baudin, P. Gergaud, V. Delaye, P. Jouneau et al., Modeling and integration phenomena of metal-metal direct bonding technology, ECS Transactions, vol.64, issue.5, pp.339-355, 2014.
URL : https://hal.archives-ouvertes.fr/hal-02016543

F. Fournel, C. Martin-cocher, D. Radisson, V. Larrey, E. Beche et al., Water stress corrosion in bonded structures, ECS Journal of Solid State Science and Technology, vol.4, issue.5, pp.124-130, 2015.
URL : https://hal.archives-ouvertes.fr/hal-02016558

D. Radisson, Direct bonding of patterned surfaces, 2014.
URL : https://hal.archives-ouvertes.fr/tel-01362940

P. Gondcharton, B. Imbert, L. Benaissa, V. Carron, and M. Verdier, Kinetics of low temperature direct copper-copper bonding, Microsystem Technologies, vol.21, pp.995-1001, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01213192

N. Cabrera and N. F. Mott, Theory of the oxidation of metals, Reports on progress in physics, vol.12, issue.1, p.163, 1949.

K. Chen, A. Fan, C. Tan, R. Reif, and C. Wen, Microstructure evolution and abnormal grain growth during copper wafer bonding, Applied Physics Letters, vol.81, issue.20, pp.3774-3776, 2002.

K. Chen, C. Tan, A. Fan, and R. Reif, Morphology and bond strength of copper wafer bonding, Electrochemical and Solid-State Letters, vol.7, issue.1, pp.14-16, 2004.

P. Gondcharton, B. Imbert, L. Benaissa, and M. Verdier, Voiding phenomena in coppercopper bonded structures: role of creep, ECS Journal of Solid State Science and Technology, vol.4, issue.3, pp.77-82, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01211317

P. Gondcharton, B. Imbert, L. Benaissa, F. Fournel, and M. Verdier, Effect of coppercopper direct bonding on voiding in metal thin films, Journal of Electronic Materials, vol.44, issue.11, pp.4128-4133, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01263546

H. Mohamed and J. Washburn, Mechanism of solid state pressure welding, Welding Journal, p.vp, 1975.

H. Wieder and A. Czanderna, The oxidation of copper films to cuo0, The Journal of Physical Chemistry, vol.67, issue.5, pp.816-821, 1962.

M. Lenglet, K. Kartouni, J. Machefert, J. Claude, P. Steinmetz et al., Low temperature oxidation of copper: The formation of cuo, Materials research bulletin, vol.30, issue.4, pp.393-403, 1995.

D. Cocke, G. Chuah, N. Kruse, and J. Block, Copper oxidation and surface copper oxide stability investigated by pulsed field desorption mass spectrometry, Applied surface science, vol.84, issue.2, pp.153-161, 1995.

Z. Munir, Analytical treatment of the role of surface oxide layers in the sintering of metals, Journal of Materials Science, vol.14, issue.11, pp.2733-2740, 1979.

Y. Takahashi, T. Nakamura, and K. Nishiguchi, Dissolution process of surface oxide film during diffusion bonding of metals, Journal of materials science, vol.27, issue.2, pp.485-498, 1992.

P. Gondcharton, B. Imbert, L. Benaissa, and M. Verdier, Copper-copper direct bonding: Impact of grain size, 2015 IEEE International Interconnect Technology Conference and REFERENCES 105

, IEEE Materials for Advanced Metallization Conference (IITC/MAM), pp.229-232, 2015.

O. Rayssac, Etude du collage par adhésion moléculaire hydrophile: application au contrôle de l'énergie de collage, 1999.

Y. Bertholet, Measurement, optimization and multiscale modeling of silicon wafer bonding interface fracture resistance, 2006.

Y. Bertholet, B. Olbrechts, B. Lejeune, J. Raskin, and T. Pardoen, Molecular bonding aided by dissipative inter-layers, Acta materialia, vol.55, issue.2, pp.473-479, 2007.

V. Balan, A. Seignard, D. Scevola, J. Lugand, L. D. Cioccio et al., Cmp process optimization for bonding applications, ICPT 2012-International Conference on Planarization/CMP Technology, pp.1-7, 2012.

S. Lhostis, A. Farcy, E. Deloffre, F. Lorut, S. Mermoz et al., Reliable 300 mm wafer level hybrid bonding for 3D stacked CMOS image sensors, Electronic Components and Technology Conference (ECTC), 2016 IEEE 66th, pp.869-876, 2016.

J. Jourdon, S. Lhostis, S. Moreau, J. Chossat, M. Arnoux et al., Hybrid bonding for 3d stacked image sensors: impact of pitch shrinkage on interconnect robustness, 2018 IEEE International Electron Devices Meeting (IEDM), pp.7-10, 2018.
URL : https://hal.archives-ouvertes.fr/hal-02118042

R. Vacassy and Z. Chen, Edge-over-erosion in tungsten cmp, Proc. 11th Int. Chem. Mech. Planarization ULSI Multilevel Interconnect. Conf.(CMP-MIC), pp.632-639, 2006.

G. Banerjee and R. L. Rhoades, Chemical mechanical planarization historical review and future direction, ECS Transactions, vol.13, issue.4, pp.1-19, 2008.

P. Wrschka, J. Hernandez, G. S. Oehrlein, and J. King, Chemical mechanical planarization of copper damascene structures, Journal of the Electrochemical Society, vol.147, issue.2, pp.706-712, 2000.

G. Fu and A. Chandra, An analytical dishing and step height reduction model for chemical mechanical planarization (cmp), IEEE transactions on semiconductor manufacturing, vol.16, issue.3, pp.477-485, 2003.

J. J. Vlassak, A model for chemical-mechanical polishing of a material surface based on contact mechanics, Journal of the Mechanics and Physics of Solids, vol.52, pp.847-873, 2004.

J. Lai, N. Saka, and J. Chun, Evolution of copper-oxide damascene structures in chemical mechanical polishing ii. copper dishing and oxide erosion, Journal of The Electrochemical Society, vol.149, issue.1, pp.41-50, 2002.

Y. Beilliard, Etude de l'intégration du collage direct cuivre/oxyde pour l'élaboration d'une architecture 3D-SIC, 2015.

N. Elbel, B. Neureither, B. Ebersberger, and P. Lahnor, Tungsten chemical mechanical polishing, Journal of The Electrochemical Society, vol.145, issue.5, pp.1659-1664, 1998.

V. H. Nguyen, R. Daamen, H. Van-kranenburg, P. Van-der-velden, and P. H. Woerlee, A physical model for dishing during metal cmp, Journal of The Electrochemical Society, vol.150, issue.11, pp.689-693, 2003.

R. Saxena, D. G. Thakurta, R. J. Gutmann, and W. N. Gill, A feature scale model for chemical mechanical planarization of damascene structures, Thin Solid Films, vol.449, issue.1-2, pp.192-206, 2004.

C. Feng, C. Yan, J. Tao, X. Zeng, and W. Cai, A contact-mechanics-based model for general rough pads in chemical mechanical polishing processes, Journal of The Electrochemical Society, vol.156, issue.7, pp.601-611, 2009.

Q. Xu and L. Chen, A feature-scale greenwood-williamson model for metal chemical mechanical planarization, Journal of electronic materials, vol.42, issue.8, pp.2630-2640, 2013.

M. Dao, N. V. Chollacoop, K. J. Van-vliet, T. A. Venkatesh, and S. Suresh, Computational modeling of the forward and reverse problems in instrumented sharp indentation, Acta materialia, vol.49, issue.19, pp.3899-3918, 2001.

Y. Beilliard, P. Coudrain, L. D. Cioccio, S. Moreau, L. Sanchez et al., Chip to wafer copper direct bonding electrical characterization and thermal cycling, 3D Systems Integration Conference (3DIC), 2013.

. Ieee-international, , pp.1-7, 2013.

Y. Beilliard, R. Estevez, G. Parry, P. Mcgarry, L. D. Cioccio et al., Thermomechanical finite element modeling of Cu-SiO 2 direct hybrid bonding with a dishing effect on Cu surfaces, International Journal of Solids and Structures, vol.117, pp.208-220, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01685170

Y. Shen, S. Suresh, and I. A. Blech, Stresses, curvatures, and shape changes arising from patterned lines on silicon wafers, Journal of Applied Physics, vol.80, issue.3, pp.1388-1398, 1996.

E. Ege and Y. Shen, Thermomechanical response and stress analysis of copper interconnects, Journal of Electronic Materials, vol.32, issue.10, pp.1000-1011, 2003.

T. Park, M. Dao, S. Suresh, A. Rosakis, D. Pantuso et al., Some practical issues of curvature and thermal stress in realistic multilevel metal interconnect structures, Journal of Electronic Materials, vol.37, issue.6, pp.777-791, 2008.

P. Enquist, Metal/silicon oxide hybrid bonding, Handbook of Wafer Bonding, pp.261-278, 2012.

T. Kondo, Y. Takemoto, K. Kobayashi, M. Tsukimura, N. Takazawa et al., A 3d stacked CMOS image sensor with 16mpixel global-shutter mode and 2mpixel 10000fps mode using 4 million interconnections, VLSI Circuits (VLSI Circuits), pp.90-91, 2015.

E. Beyne, S. Kim, L. Peng, N. Heylen, J. De-messemaeker et al., Scalable, sub 2µm pitch, cu/sicn to cu/sicn hybrid wafer-to-wafer bonding technology, Electron Devices Meeting (IEDM, pp.32-36, 2017.

G. G. Harman, Wire bonding in microelectronics, 2010.

L. Zhang, V. Gumaste, A. Poddar, L. Nguyen, and G. Schulze, Analytical and experimental characterization of bonding over active circuitry, Journal of Electronic Packaging, vol.129, issue.4, pp.391-399, 2007.

D. Degryse, B. Vandevelde, S. Stoukatch, and E. Beyne, Mechanical behavior of beol structures containing lowk dielectrics during bonding process, Electronics Packaging Technology, pp.815-820, 2003.

D. Degryse, B. Vandevelde, and E. Beyne, FEM study of deformation and stresses in copper wire bonds on cu lowk structures during processing, Electronic Components and Technology Conference, vol.1, pp.906-912, 2004.

D. Degryse, B. Vandevelde, and E. Beyne, Mechanical FEM simulation of bonding process on cu lowk wafers, IEEE transactions on components and packaging technologies, vol.27, pp.643-650, 2004.

J. Chen, D. Degryse, P. Ratchev, and I. Wolf, Mechanical issues of Cu-to-Cu wire bonding, IEEE transactions on components and packaging technologies, vol.27, pp.539-545, 2004.

V. Fiori, L. T. Beng, S. Downey, S. Gallois-garreignot, and S. Orain, Gold wire bonding induced peeling in Cu/low-k interconnects: 3D simulation and correlations," in Thermal, Mechanical and Multi-Physics Simulation Experiments in Microelectronics and Micro-Systems, pp.1-9, 2007.

V. Fiori and S. Orain, A multi scale finite element methodology to evaluate wire bond pad architectures, Thermal, Mechanical and Multi-Physics Simulation and Experiments in Micro-Electronics and Micro-Systems, 2005. EuroSimE 2005. Proceedings of the 6th International Conference on, pp.648-655, 2005.

C. Yeh, Y. Lai, and J. Wu, Dynamic analysis of wirebonding process on cu/low-k wafers, Electronics Packaging Technology, pp.282-286, 2003.

C. Yeh and Y. Lai, Transient analysis of the impact stage of wirebonding on cu/low-k wafers, Microelectronics Reliability, vol.45, issue.2, pp.371-378, 2005.

C. Yeh and Y. Lai, Comprehensive dynamic analysis of wirebonding on cu/low-k wafers, IEEE Transactions on advanced packaging, vol.29, issue.2, pp.264-270, 2006.

Y. Liu, S. Irving, and T. Luk, Thermosonic wire bonding process simulation and bond pad over active stress analysis, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE), vol.1, pp.383-391, 2004.

Y. Liu, S. Irving, T. Luk, M. Rioux, and Q. Qian, Impact of wedge wire bonding and thermal mechanical stress on reliability of bpsg/poly layer of a silicon die, 2008 58th Electronic Components and Technology Conference, pp.1714-1718, 2008.

A. Wright, S. Koffel, S. Kraft, P. Pichler, J. Cambieri et al., Thermo-mechanical ball bonding simulation with elasto-plastic parameters obtained from nanoindentation and atomic force measurements, Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE), pp.1-8, 2015.

H. Hsu, H. Chang, S. Tsao, and S. Fu, Advanced finite element model on copper wire ball bonding, 2010 34th IEEE/CPMT International Electronic Manufacturing Technology Symposium (IEMT), pp.1-6, 2010.

P. Lall, Y. Luo, and L. Nguyen, De-bonding simulation of Cu-Al wire bond intermetallic compound layers, 2016 15th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm), pp.862-870, 2016.

M. A. Van-gils, O. Van-der-sluis, G. Q. Zhang, J. H. Janssen, and R. M. Voncken, Novel damage model for delamination in cu/low-k ic backend structures, Electronic Components and Technology Conference, 2005. Proceedings. 55th, pp.988-994, 2005.

M. A. Van-gils, O. Van-der-sluis, G. Q. Zhang, J. H. Janssen, and R. M. Voncken, Analysis of cu/low-k bond pad delamination by using a novel failure index, Microelectronics Reliability, vol.47, pp.179-186, 2007.

O. Van-der-sluis, R. A. Engelen, W. D. Van-driel, M. A. Van-gils, and R. B. Van-silfhout, Efficient damage sensitivity analysis of advanced cu low-k bond pad structures using area release energy, Thermal, Mechanical and Multiphysics Simulation and Experiments in Micro-Electronics and Micro-Systems, pp.1-8, 2006.

O. Van-der-sluis, R. A. Engelen, R. B. Van-silfhout, W. D. Van-driel, and M. A. Van-gils, Efficient damage sensitivity analysis of advanced cu/low-k bond pad structures by means of the area release energy criterion, Microelectronics Reliability, vol.47, issue.12, pp.1975-1982, 2007.

V. Fiori, L. T. Beng, S. Downey, S. Gallois-garreignot, and S. Orain, 3D multi scale modeling of wire bonding induced peeling in Cu/low-k interconnects: application of an energy based criteria and correlations with experiments, Electronic Components and Technology Conference, 2007. ECTC'07. Proceedings. 57th, pp.256-263, 2007.

C. Yeh, Y. Lai, and C. Kao, Transient simulation of wire pull test on cu/low-k wafers, IEEE transactions on advanced packaging, vol.29, issue.3, pp.631-638, 2006.

L. Shen, V. Gumaste, A. Poddar, and L. Nguyen, Effect of pad stacks on dielectric layer failure during wire bonding, Electronic Components and Technology Conference, 2006. Proceedings. 56th, p.6, 2006.

R. M. Christensen, A comprehensive theory of yielding and failure for isotropic materials, Journal of Engineering materials and Technology, vol.129, issue.2, pp.173-181, 2007.

R. A. Engelen, O. Van-der-sluis, R. B. Van-silfhout, W. D. Van-driel, and V. Fiori, Optimization of cu low-k bond pad designs to improve mechanical robustness using the area release energy method, 2007 International Conference on Thermal, Mechanical and Multi-Physics Simulation Experiments in Microelectronics and Micro-Systems, pp.1-4, 2007.

O. Van-der-sluis, R. B. Van-silfhout, R. A. Engelen, W. D. Van-driel, G. Q. Zhang et al., A numerical method for efficient failure modelling of three-dimensional bond pad structures, Electronic Components and Technology Conference, 2007. ECTC'07. Proceedings. 57th, pp.235-241, 2007.

S. Gallois-garreignot, V. Fiori, S. Orain, and O. Van-der-sluis, Numerical analysis of the reliability of cu/low-k bond pad interconnections under wire pull test: application of a 3D energy based failure criterion," in Thermal, Mechanical and Multi-Physics Simulation Experiments in Microelectronics and Micro-Systems, pp.1-7, 2007.

B. A. Van-hal, R. H. Peerlings, M. G. Geers, and O. Van-der-sluis, Cohesive zone modeling for structural integrity analysis of ic interconnects, Microelectronics Reliability, vol.47, issue.8, pp.1251-1261, 2007.

J. Auersperg, D. Breuer, K. V. Machani, S. Rzepka, and B. Michel, FEA study of damage and cracking risks in BEoL structures under copper wirebonding impact, Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE), pp.1-5, 2015.

J. Auersperg, D. Breuer, K. V. Machani, S. Rzepka, and B. Michel, FEA to tackle damage and cracking risks in BEoL structures under copper wire bonding impact, AMC 2015 -Advanced Metallization Conference, 2015.

E. Kaulfersch, J. Auersperg, D. Breuer, B. Brämer, and S. Rzepka, Evaluation of pattern scale stress effects of 28nm technology during wire bond and cu pillar flip chip assembly, Microelectronics Packaging Conference (EMPC), pp.1-6, 2015.

M. Saran, R. Cox, C. Martin, G. Ryan, T. Kudoh et al., Elimination of bond-pad damage through structural reinforcement of intermetal dielectrics, Reliability Physics Symposium Proceedings, pp.225-231, 1998.

K. Hess, S. Downey, G. Hall, L. Mercado, J. Miller et al., Reliability of bond over active pad structures for 0.13-um cmos technology, Electronic Components and Technology Conference, pp.1344-1349, 1999.

P. Chin, C. Hu, H. Hsu, S. Fu, C. Yeh et al., Characteristic of heat affected zone in thin gold wire and dynamic transient analysis of wire bonding for microstructure of cu/low-k wafer, Microsystems, Packaging, Assembly and Circuits Technology, pp.297-300, 2007.

H. Hsu, W. Chang, S. Fu, C. Yeh, and Y. Lai, Dynamic finite element analysis on underlay microstructure of Cu/low-K wafer during bonding process, p.2007

, International Conference on Electronic Materials and Packaging, pp.1-6, 2007.

H. C. Hsu, P. C. Chin, C. Y. Hu, W. Y. Chang, C. L. Yeh et al., Dynamic analysis on underlay microstructure for Cu/low-k wafer during wire bonding, Key Engineering Materials, vol.419, pp.489-492, 2010.

H. Hsu, W. Chang, C. Yeh, and Y. Lai, Characteristic of copper wire and transient analysis on wirebonding process, Microelectronics Reliability, vol.51, issue.1, pp.179-186, 2011.

Y. Ding, J. Kim, and P. Tong, Numerical analysis of ultrasonic wire bonding: Effects of bonding parameters on contact pressure and frictional energy, Mechanics of materials, vol.38, issue.1, pp.11-24, 2006.

M. Mayer and A. Zwart, Ultrasonic friction power in microelectronic wire bonding, Materials science forum, vol.539, pp.3920-3925, 2007.

I. Jeon, Q. Chung, J. Hong, and K. Byun, The effect of ultrasonic power on bonding pad and imd layers in ultrasonic wire bonding, Electronic Materials and Packaging, pp.235-242, 2001.

I. Jeon, The study on failure mechanisms of bond pad metal peeling: Part b--numerical analysis, Microelectronics reliability, vol.43, pp.2055-2064, 2003.

Y. Huang, A. Shah, M. Mayer, N. Zhou, and J. Persic, Effect of ultrasonic capillary dynamics on the mechanics of thermosonic ball bonding, IEEE transactions on ultrasonics, ferroelectrics, and frequency control, vol.57, issue.1, 2010.

C. C. Meng and E. Y. Yik, Forced-time controlled transient dynamic wire bonding simulation for wire bond process development, Electronics Packaging and Technology Conference (EPTC), 2015 IEEE 17th, pp.1-4, 2015.

E. Spaan, E. Ooms, W. D. Van-driel, C. A. Yuan, D. G. Yang et al., Wire bonding the future: a combined experimental and numerical approach to improve the cu-wire bonding quality, Thermal, Mechanical & Multi-Physics Simulation, and Experiments in Microelectronics and Microsystems (EuroSimE), 2010 11th International Conference on, pp.1-4, 2010.

J. C. Fish and S. W. Lee, Delamination of tapered composite structures, Engineering Fracture Mechanics, vol.34, issue.1, pp.43-54, 1989.

A. J. Vizzini, Influence of realistic ply-drop geometries on interlaminar stresses in tapered laminates, Composite Materials: Fatigue and Fracture, vol.1230, p.467, 1995.

W. Cui, M. R. Wisnom, and M. Jones, New model to predict static strength of tapered laminates, Composites, vol.26, issue.2, pp.141-146, 1995.

R. Iannuzzelli, Predicting solder joint reliability, model validation, Electronic Components and Technology Conference, 1993. Proceedings., 43rd, pp.839-851, 1993.

S. Yi, L. Shen, J. K. Kim, and C. Y. Yue, A failure criterion for debonding between encapsulants and leadframes in plastic ic packages, Journal of Adhesion Science and Technology, vol.14, issue.1, pp.93-105, 2000.

H. Neuber, Kerbspannungslehre, vol.52, 1958.

D. Radaj, Generalised neuber concept of fictitious notch rounding, Advanced Methods of Fatigue Assessment, pp.1-100, 2013.

F. Berto, A brief review of some local approaches for the failure assessment of brittle and quasi-brittle materials, Advances in Materials Science and Engineering, vol.2014, 2014.

R. O. Ritchie, J. F. Knott, and J. Rice, On the relationship between critical tensile stress and fracture toughness in mild steel, Journal of the Mechanics and Physics of Solids, vol.21, issue.6, pp.395-410, 1973.

T. L. Anderson, Fracture mechanics: fundamentals and applications, 2005.

M. Song, G. Gong, J. Yao, S. Xu, S. Lee et al., Study of optimum bond pad metallization thickness for copper wire bond process, 2010 12th Electronics Packaging Technology Conference, pp.597-602, 2010.

J. D. Beleran, Y. Y. Bo, H. G. Robles, A. Milanes, A. Yeo et al., Copper wire bond analysis: Pad design effects and process considerations, Electronic Components and Technology Conference (ECTC), 2012 IEEE 62nd, pp.1124-1129, 2012.

Y. Liu, D. Desbiens, S. Irving, T. Luk, S. Edborg et al., Probe test failure analysis of bond pad over active structure by modeling and experiment, Electronic Components and Technology Conference, 2005. Proceedings. 55th, pp.861-866, 2005.

Y. Liu, D. Desbiens, T. Luk, and S. Irving, Parameter optimization for wafer probe using simulation, Thermal, Mechanical and Multi-Physics Simulation and Experiments in Micro-Electronics and Micro-Systems, 2005. EuroSimE 2005. Proceedings of the 6th International Conference on, pp.156-161, 2005.

R. Roucou, V. Fiori, F. Cacho, K. Inal, and X. Boddaert, Evaluation of probing process parameters and pad designs: experiments and modelling correlations for solving mechanical issues, Thermal, Mechanical & Multi-Physics Simulation, and Experiments in Microelectronics and Microsystems (EuroSimE), pp.1-6, 2010.

J. Albrecht, G. M. Reuther, J. Brueckner, J. Auersperg, S. Rzepka et al., Risk assessment of bond pad stacks: Combined utilization of nanoindentation and FE-modeling, Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE), pp.1-4, 2016.

J. Albrecht, J. Auersperg, G. M. Reuther, P. W. Kudella, J. Brueckner et al., Brittle fracture and damage in bond pad stacks-a study of parameter influences in coupled xfem and delamination simulation of nanoindentation, Electronics Packaging Technology Conference (EPTC), 2016 IEEE 18th, pp.724-728, 2016.

G. M. Reuther, P. W. Kudella, J. Albrecht, J. Brueckner, J. Auersperg et al., Brittle fracture and damage in bond pad stacks: Novel approaches for simulationbased risk assessment, Electronic System-Integration Technology Conference (ESTC), pp.1-6, 2016.

G. M. Reuther, I. Penjovic, A. O. Brezmes, and R. Pufall, Analytical and simulation-based risk assessment of imprint depth and brittle fracture in bond pad stacks, Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems, pp.1-6, 2017.

C. Yeh, Y. Lee, and Y. Lai, Vibration and bondability analysis of fine-pitch Cu wire bonding, 2011 12th International Conference on Electronic Packaging Technology and High Density Packaging, pp.1-7, 2011.

A. G. Viswanath, W. Fang, X. Zhang, V. Ganesh, and L. Lim, Numerical analysis by 3d finite element wire bond simulation on Cu/low-k structures, 2005 7th Electronic Packaging Technology Conference, vol.1, p.6, 2005.

A. G. Viswanath, X. Zhang, V. P. Ganesh, and L. Chun, Numerical study of gold wire bonding process on cu/low-k structures, IEEE Transactions on Advanced Packaging, vol.30, issue.3, pp.448-456, 2007.

W. Chang, H. Hsu, S. Fu, C. Yeh, and Y. Lai, Characteristic of heat affected zone for ultra thin gold wire/copper wire and advanced finite element wirebonding model, 10th Electronics Packaging Technology Conference, pp.419-423, 2008.

H. Hsu, C. Hu, W. Chang, C. Yeh, and Y. Lai, Dynamic Finite Element Analysis on Underlay Microstructure of Cu/low-k Wafer during Wirebonding, 2010.

H. Hsu, W. Chang, C. Yeh, and Y. Lai, Characteristic of copper wire and transient analysis on wirebonding process, Microelectronics Reliability, vol.51, issue.1, pp.179-186, 2011.

H. Hsu, J. Chien, L. Chu, S. Ju, Y. Feng et al., Nanoscale bondability study on copper-aluminum intermetallic compound using molecular dynamics simulation, 2012 7th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT), pp.64-67, 2012.

H. Hsu, G. Lee, W. Feng, and C. Kuo, An Investigation on Mechanical Behavior on Pt-Coated Copper Wire from a Nanoscale Perspective, ECS Transactions, vol.44, issue.1, pp.907-919, 2012.

H. Hsu, L. Chu, W. Chang, Y. Chen, J. Chien et al.,

. Feng, Further characterization of Pd-coated copper wire on wirebonding process: from a nanoscale perspective, Journal of Materials Science: Materials in Electronics, vol.24, issue.9, pp.3594-3602, 2013.

H. C. Hsu, J. H. Chien, J. S. Huang, L. M. Chu, and S. L. Fu, Nanoscale bondability between Cu-Al intermetallic compound for Cu wirebonding, 2014 International Conference on Electronics Packaging (ICEP), pp.618-622, 2014.

Y. B. Yang, N. Kumar, D. John, R. Hyman, F. Clive et al., A dynamic study of pad structure impact on bond pad/low-k layer stress in copper wire bond, Electronics Packaging Technology Conference (EPTC), pp.654-658, 2012.

S. G. Hunter, R. Gohnert, A. J. Dutson, and D. S. Naidu, Finite element simulations of stresses in cup bond pads of al-si0 2 interconnect, Electronics Packaging Technology Conference (EPTC), pp.125-130, 2012.

A. Yeo and F. X. Che, Numerical & experimental analysis of bond pad stack structure for wire bond interconnection, 2012 35th IEEE/CPMT International Electronics Manufacturing Technology Conference (IEMT), pp.1-5, 2012.

A. Wright, S. Koffel, P. Pichler, H. Enichlmair, R. Minixhofer et al., On the thermo-mechanical modelling of a ball bonding process with ultrasonic softening, 2013 14th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE), pp.1-8, 2013.

X. Bai, B. Chang, and D. Du, Finite element analysis of influence of passivation layer on cu/low-k structure during thermosonic cu wire bonding, IOP Conference Series: Materials Science and Engineering, vol.61, p.12037, 2014.

K. Upreti, H. Lin, G. Subbarayan, D. Y. Jung, and B. Sammakia, Simulations of damage and fracture in ulk under pad structures during cu wirebond process, Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm), pp.609-615, 2014.

K. Upreti, H. Lin, G. Subbarayan, D. Y. Jung, and B. G. Sammakia, An assessment of risk of fracture during wirebond over active circuits on ULK dies, IEEE Transactions on Components, Packaging and Manufacturing Technology, vol.6, issue.2, pp.314-325, 2016.

O. Kraft, M. Hommel, and E. Arzt, X-ray diffraction as a tool to study the mechanical behaviour of thin films, Materials Science and Engineering: A, vol.288, issue.2, pp.209-216, 2000.

I. Wolf, Micro-raman spectroscopy to study local mechanical stress in silicon integrated circuits, Semiconductor Science and Technology, vol.11, issue.2, p.139, 1996.

G. G. Stoney, The tension of metallic films deposited by electrolysis, Proc. R. Soc. Lond. A, vol.82, pp.172-175, 1909.

G. C. Dogiamis, B. J. Hosticka, and A. Grabmaier, Investigations on an ultra-thin bendable monolithic si cmos image sensor, IEEE Sensors Journal, vol.13, issue.10, pp.3892-3900, 2013.

B. Vianne, P. Bar, V. Fiori, S. Gallois-garreignot, K. A. Ewuame et al., Thermo-mechanical characterization of passive stress sensors in si interposer, Microelectronics Reliability, vol.55, pp.738-746, 2015.
URL : https://hal.archives-ouvertes.fr/hal-02114621

J. Lau, Thermal stress and strain in microelectronics packaging, 2012.

J. L. Spencer, W. F. Schroen, G. A. Bednarz, J. A. Bryan, T. D. Metzgar et al.,

D. R. Cleveland and . Edwards, New quantitative measurements of ic stress introduced by plastic packages, Reliability Physics Symposium, 1981. 19th Annual, pp.74-80, 1981.

D. Edwards, G. Heinen, G. Bednarz, and W. Schroen, Test structure methodology of ic package material characterization, and Manufacturing Technology, vol.6, pp.560-567, 1983.

C. S. Smith, Piezoresistance effect in germanium and silicon, Physical review, vol.94, issue.1, p.42, 1954.

D. A. Bittle, J. C. Suhling, R. E. Beaty, R. C. Jaeger, and R. W. Johnson, Piezoresistive stress sensors for structural analysis of electronic packages, Journal of Electronic Packaging, vol.113, issue.3, pp.203-215, 1991.

P. W. Bridgman, The effect of tension on the electrical resistance of certain abnormal metals, Proceedings of the American Academy of Arts and Sciences, vol.57, pp.41-66, 1922.

P. W. Bridgman, The effect of tension on the transverse and longitudinal resistance of metals, Proceedings of the American Academy of Arts and Sciences, vol.60, pp.423-449, 1925.

P. W. Bridgman, The effect of pressure on the electrical resistance of single metal crystals at low temperature, Proceedings of the American Academy of Arts and Sciences, vol.68, pp.95-123, 1933.

P. W. Bridgman, The effect of pressure on the electrical resistance of certain semiconductors, Proceedings of the American Academy of Arts and Sciences, vol.79, pp.127-148, 1951.

W. Paul and G. L. Pearson, Pressure dependence of the resistivity of silicon, Physical Review, vol.98, issue.6, p.1755, 1955.

W. G. Pfann and R. N. Thurston, Semiconducting stress transducers utilizing the transverse and shear piezoresistance effects, Journal of Applied Physics, vol.32, issue.10, pp.2008-2019, 1961.

M. Doelle, C. Peters, P. Ruther, and O. Paul, Piezo-fet stress-sensor arrays for wirebonding characterization, Journal of Microelectromechanical systems, vol.15, issue.1, pp.120-130, 2006.

J. Suhling, R. A. Cordes, Y. L. Kang, and R. C. Jaeger, Wafer-level calibration of stress sensing test chips, Electronic Components and Technology Conference, pp.1058-1070, 1994.

C. Cho, R. C. Jaeger, J. C. Suhling, Y. Kang, and A. Mian, Characterization of the temperature dependence of the pressure coefficients of n-and p-type silicon using hydrostatic testing, IEEE Sensors Journal, vol.8, issue.4, pp.392-400, 2008.

P. Tzeng, J. H. Lau, M. Dai, S. Wu, H. Chien et al., Design, fabrication, and calibration of stress sensors embedded in a tsv interposer in a 300mm wafer, Electronic Components and Technology Conference (ECTC), 2012 IEEE 62nd, pp.1731-1737, 2012.

R. E. Beaty, R. C. Jaeger, J. C. Suhling, R. W. Johnson, and R. D. Butler, Evaluation of piezoresistive coefficient variation in silicon stress sensors using a four-point REFERENCES bending test fixture, IEEE Transactions on components, hybrids, and manufacturing technology, vol.15, issue.5, pp.904-914, 1992.

H. Miura, A. Nishimura, S. Kawai, and K. Nishi, Development and application of the stress sensing test chip for ic plastic packages, TRANS. JAPAN SOC. MECH. ENG.(SER. A), vol.493, issue.53, pp.1826-1832, 1987.

S. A. Gee, V. R. Akylas, W. F. Van-den, and . Bogert, The design and calibration of a semiconductor strain gauge array, Microelectronic Test Structures, 1988. ICMTS. Proceedings of the 1988 IEEE International Conference on, pp.185-191, 1988.

R. E. Beaty, J. C. Suhling, C. A. Moody, D. A. Bittle, R. W. Johnson et al., Calibration considerations for piezoresistive-based stress sensors, Electronic Components and Technology Conference, vol.40, pp.797-806, 1990.

J. C. Suhling and R. C. Jaeger, Silicon piezoresistive stress sensors and their application in electronic packaging, IEEE sensors journal, vol.1, issue.1, pp.14-30, 2001.

J. Bartholomeyczik, S. Brugger, P. Ruther, and O. Paul, Multidimensional cmos in-plane stress sensor, IEEE Sensors Journal, vol.5, issue.5, pp.872-882, 2005.

K. Tian, Z. Wang, M. Zhang, and L. Liu, Design, fabrication, and calibration of a piezoresistive stress sensor on soi wafers for electronic packaging applications, IEEE Transactions on Components and Packaging Technologies, vol.32, issue.2, pp.513-520, 2009.

M. Gonzalez, B. Vandevelde, A. Ivankovic, V. Cherman, B. Debecker et al., Chip package interaction (cpi): Thermo mechanical challenges in 3d technologies, Electronics Packaging Technology Conference (EPTC), 2012 IEEE 14th, pp.547-551, 2012.

K. A. Ewuame, V. Fiori, K. Inal, P. Bouchard, S. Gallois-garreignot et al., Investigations of thermomechanical stress induced by TSV-middle (through-silicon via) in 3-D ICs by means of CMOS sensors and finiteelement method, IEEE Transactions on Components, Packaging and Manufacturing Technology, vol.5, issue.8, pp.1085-1092, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01221158

B. Vianne, Intégration d'un interposeur actif silicium pour l'élaboration de circuits électroniques complexes, 2016.

K. A. Ewuame, Analyse Expérimentale et Numérique des Contraintes Thermomécaniques Induites lors des Procédés Émergents de Fabrication de Puces Électroniques au moyen des Capteurs Embarqués, 2016.

, Keithley 4200-SCS Semiconductor Characterization System QuickStart Manual

E. Padonou, Statistical Learning on Circular Domains For Advanced Process Control in Microelectronics, 2016.
URL : https://hal.archives-ouvertes.fr/tel-01438684

O. N. Tufte and E. L. Stelzer, Piezoresistive properties of silicon diffused layers, Journal of Applied Physics, vol.34, issue.2, pp.313-318, 1963.

O. N. Tufte and E. L. Stelzer, Piezoresistive properties of heavily doped n-type silicon, Physical review, vol.133, issue.6A, p.1705, 1964.

K. A. Ewuame, , pp.2017-2025

K. A. Ewuame, V. Fiori, K. Inal, P. Bouchard, S. Gallois-garreignot et al., CMOS stress sensor for 3D integrated circuits: Thermomechanical effects of through silicon via (TSV) on surrounding silicon," in Thermal, mechanical and multi-physics simulation and experiments in microelectronics and microsystems (eurosime), pp.1-8, 2014.

K. A. Ewuame, V. Fiori, K. Inal, P. O. Bouchard, S. Gallois-garreignot et al., Investigation of tsv induced thermo-mechanical stress: Implementation of piezoresistive sensors and correlation with simulation, Advanced Materials Research, vol.996, pp.975-981, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01063670

W. Gander, M. J. Gander, and F. Kwok, Scientific computing-An introduction using Maple and MATLAB, vol.11, 2014.

R. C. Jaeger, J. C. Suhling, and R. Ramani, Errors associated with the design, calibration and application of piezoresistive stress sensors in (100) silicon, IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, vol.17, issue.1, pp.97-107, 1994.

R. C. Jaeger, J. C. Suhling, and A. A. Anderson, A [100] silicon stress test chip with optimized piezoresistive sensor rosettes, Electronic Components and Technology Conference, pp.741-749, 1994.

D. Kerr and A. Milnes, Piezoresistance of diffused layers in cubic semiconductors, Journal of Applied Physics, vol.34, issue.4, pp.727-731, 1963.

N. Chérault, G. Carlotti, N. Casanova, P. Gergaud, C. Goldberg et al., Mechanical characterization of low-k and barrier dielectric thin films, Microelectronic engineering, vol.82, issue.3-4, pp.368-373, 2005.

N. Chérault, Caractérisation et modélisation thermomécanique des couches d'interconnexions dans les circuits sub-microélectroniques, 2006.

P. Morin, Mechanical stress in silicon based materials: Evolution upon annealing and impact on devices performances, Advanced Thermal Processing of Semiconductors, 2006. RTP'06. 14th IEEE International Conference on, pp.93-102, 2006.

P. Morin, G. Raymond, D. Benoit, P. Maury, and R. Beneyton, A comparison of the mechanical stability of silicon nitride films deposited with various techniques, Applied surface science, vol.260, pp.69-72, 2012.

G. Carlotti, N. Cherault, N. Casanova, C. Goldberg, and G. Socino, Elastic constants of low-k and barrier dielectric films measured by brillouin light scattering, Thin Solid Films, vol.493, issue.1-2, pp.175-178, 2005.

L. Doucet, Caractérisation mécanique et physico-chimique des matériaux métalliques et diélectriques dans des structures d'interconnexions destinées à la microélectronique, 1996.

G. Carlotti, P. Colpani, D. Piccolo, S. Santucci, V. Senez et al., Measurement of the elastic and viscoelastic properties of dielectric films used in microelectronics, Thin Solid Films, vol.414, issue.1, pp.99-104, 2002.
URL : https://hal.archives-ouvertes.fr/hal-00148744

Y. Park and I. Jeon, Effects of mechanical stress at no current stressed area on electromigration reliability of multilevel interconnects, Microelectronic engineering, vol.71, issue.1, pp.76-89, 2004.

M. Grégoire, Propriétés des couches minces et des interconnexions de cuivre, 2006.

G. V. Samsonov, Mechanical properties of the elements, Handbook of the Physicochemical Properties of the Elements, pp.387-446, 1968.

H. M. Ledbetter and E. R. Naimon, Elastic properties of metals and alloys. ii. copper, Journal of physical and chemical reference data, vol.3, issue.4, pp.897-935, 1974.

F. C. Nix and D. Macnair, The thermal expansion of pure metals: copper, gold, aluminum, nickel, and iron, Physical Review, vol.60, issue.8, p.597, 1941.

M. A. Hopcroft, W. D. Nix, and T. W. Kenny, What is the young's modulus of silicon?, Journal of microelectromechanical systems, vol.19, issue.2, pp.229-238, 2010.

G. Kelly, The simulation of thermomechanically induced stress in plastic encapsulated IC packages, 1999.

I. Maus, M. Liebl, C. Fink, D. Vu, M. Hartung et al., Characterization of epoxy based highly filled die attach materials in microelectronics, Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems, p.2017

, 18th International Conference on, pp.1-7, 2017.

Y. Liu, Power electronic packaging: design, assembly process, reliability and modeling, 2012.

E. Ege and Y. Shen, Thermomechanical response and stress analysis of copper interconnects, Journal of Electronic Materials, vol.32, issue.10, pp.1000-1011, 2003.

X. Zhang, A. Kumar, Q. Zhang, Y. Ong, S. Ho et al.,

V. Kwong and . Sundaram, Application of piezoresistive stress sensors in ultra thin device handling and characterization, Sensors and Actuators A: Physical, vol.156, issue.1, pp.2-7, 2009.

A. Kumar, X. Zhang, Q. X. Zhang, M. C. Jong, G. Huang et al., Residual stress analysis in thin device wafer using piezoresistive stress sensor, IEEE Transactions on Components, Packaging and Manufacturing Technology, vol.1, issue.6, pp.841-851, 2011.

Y. Chang, H. Chung, B. Lwo, and K. Tseng, In situ stress and reliability monitoring on plastic packaging through piezoresistive stress sensor, IEEE Transactions on Components, Packaging and Manufacturing Technology, vol.3, issue.8, pp.1358-1363, 2013.

L. Siegert and G. Gautier, Détermination d'une formule analytique prédisant l'effet joule dans les interconnexions en cuivre sur substrat verre, Journées Nationales du Réseau Doctoral de Microélectronique (JNRDM), vol.2, pp.1-3, 2011.

W. M. Bullis, F. H. Brewer, C. D. Kolstad, and L. J. Swartzendruber, Temperature coefficient of resistivity of silicon and germanium near room temperature, Solid-State Electronics, vol.11, issue.7, pp.639-646, 1968.

P. Norton and J. Brandt, Temperature coefficient of resistance for p-and n-type silicon, Solid-State Electronics, vol.21, issue.7, pp.969-974, 1978.

T. H. Tan, D. W. Mcneill, P. Baine, J. H. Montgomery, S. J. Mitchell et al., Investigation of piezoresistive effect in p-type silicon using four point bending method, 2012.

F. Kerrour, A. Boubakache, and P. Pons, Modelling of thermal behavior n-doped silicon resistor, Journal of Sensor Technology, vol.2, issue.3, p.132, 2012.

J. Delétage, Etude de la durée de vie d'assemblages microélectroniques par l'utilisation de simulations, de modèles de dégradation et de circuits intégrés spécifiques de test, vol.1, 2003.

M. Mansoor, I. Haneef, S. Akhtar, A. D. Luca, and F. Udrea, Silicon diode temperature sensors-a review of applications, Sensors and Actuators A: Physical, vol.232, pp.63-74, 2015.

Z. W. Zhong, X. Zhang, B. H. Sim, E. H. Wong, P. S. Teo et al., Calibration of a piezoresistive stress sensor in [100] silicon test chips, Electronics Packaging Technology Conference, pp.323-326, 2002.

J. Richter, M. B. Arnoldus, O. Hansen, and E. V. Thomsen, Four point bending setup for characterization of semiconductor piezoresistance, Review of scientific instruments, vol.79, issue.4, p.44703, 2008.

H. H. Gharib and W. A. Moussa, A single-polarity piezoresistive three-dimensional stress-sensing rosette, Journal of Microelectromechanical Systems, vol.20, issue.3, pp.555-557, 2011.

R. C. Jaeger, J. C. Suhling, M. T. Carey, and R. W. Johnson, Off-axis sensor rosettes for measurement of the piezoresistive coefficients of silicon, hybrids, and manufacturing technology, vol.16, pp.925-931, 1993.

J. Suhling, R. A. Cordes, Y. L. Kang, and R. C. Jaeger, Wafer-level calibration of stress sensing test chips, Electronic Components and Technology Conference, pp.1058-1070, 1994.

R. C. Jaeger, J. C. Suhling, and A. A. Anderson, A [100] silicon stress test chip with optimized piezoresistive sensor rosettes, Electronic Components and Technology Conference, pp.741-749, 1994.

H. H. Gharib and W. A. Moussa, A single-polarity piezoresistive three-dimensional stress-sensing rosette, Journal of Microelectromechanical Systems, vol.20, issue.3, pp.555-557, 2011.

H. Huang and F. Spaepen, Tensile testing of free-standing cu, ag and al thin films and ag/cu multilayers, Acta Materialia, vol.48, issue.12, pp.3261-3269, 2000.

H. Espinosa and B. Prorok, Size effects on the mechanical behavior of gold thin films, Journal of Materials Science, vol.38, issue.20, pp.4125-4128, 2003.

Y. Xiang, X. Chen, and J. J. Vlassak, The mechanical properties of electroplated cu thin films measured by means of the bulge test technique, MRS Online Proceedings Library Archive, vol.695, 2001.

M. F. Doerner and W. D. Nix, A method for interpreting the data from depth-sensing indentation instruments, Journal of Materials research, vol.1, issue.4, pp.601-609, 1986.

G. Pharr and W. Oliver, Measurement of thin film mechanical properties using nanoindentation, Mrs Bulletin, vol.17, issue.7, pp.28-33, 1992.

A. Giannakopoulos and S. Suresh, Determination of elastoplastic properties by instrumented sharp indentation, Scripta materialia, vol.40, issue.10, pp.1191-1198, 1999.

J. Bucaille, S. Stauss, E. Felder, and J. Michler, Determination of plastic properties of metals by instrumented indentation using different sharp indenters, Acta materialia, vol.51, issue.6, pp.1663-1678, 2003.
URL : https://hal.archives-ouvertes.fr/hal-00613073

Z. S. Ma, Y. C. Zhou, S. G. Long, X. L. Zhong, and C. Lu, Characterization of stressstrain relationships of elastoplastic materials: An improved method with conical and pyramidal indenters, Mechanics of Materials, vol.54, pp.113-123, 2012.

W. C. Oliver and G. M. Pharr, An improved technique for determining hardness and elastic modulus using load and displacement sensing indentation experiments, Journal of Materials Research, vol.7, issue.6, pp.1564-1583, 1992.
URL : https://hal.archives-ouvertes.fr/hal-01518596

K. Tunvisut, E. P. Busso, N. P. O'dowd, and H. P. Brantner, Determination of the mechanical properties of metallic thin films and substrates from indentation tests, Philosophical Magazine A, vol.82, issue.10, pp.2013-2029, 2002.

S. H. Hong, K. S. Kim, Y. Kim, J. Hahn, C. Lee et al., Characterization of elastic moduli of cu thin films using nanoindentation technique, Composites science and technology, vol.65, issue.9, pp.1401-1408, 2005.

S. Chang and T. Chang, Grain size effect on nanomechanical properties and deformation behavior of copper under nanoindentation test, Journal of applied physics, vol.101, issue.3, p.33507, 2007.

D. Tabor, The hardness of metals, 1951.

M. Zhao, Y. Xiang, J. Xu, N. Ogasawara, N. Chiba et al., Determining mechanical properties of thin films from the loading curve of nanoindentation testing, Thin Solid Films, vol.516, issue.21, pp.7571-7580, 2008.

W. D. Nix and H. Gao, Indentation size effects in crystalline materials: a law for strain gradient plasticity, Journal of the Mechanics and Physics of Solids, vol.46, issue.3, pp.411-425, 1998.

G. M. Pharr, E. G. Herbert, and Y. Gao, The indentation size effect: a critical examination of experimental observations and mechanistic interpretations, Annual Review of Materials Research, vol.40, pp.271-292, 2010.

S. Suresh, T. Nieh, and B. W. Choi, Nano-indentation of copper thin films on silicon substrates, Scripta Materialia, vol.41, issue.9, pp.951-957, 1999.

A. Gouldstone, H. Koh, K. Zeng, A. E. Giannakopoulos, and S. Suresh, Discrete and continuous deformation during nanoindentation of thin films, Acta Materialia, vol.48, issue.9, pp.2277-2295, 2000.

Y. Cheng and C. Cheng, Can stress-strain relationships be obtained from indentation curves using conical and pyramidal indenters?, Journal of Materials Research, vol.14, issue.9, pp.3493-3496, 1999.

X. Chen, N. Ogasawara, M. Zhao, and N. Chiba, On the uniqueness of measuring elastoplastic properties from indentation: the indistinguishable mystical materials, Journal of the Mechanics and Physics of Solids, vol.55, issue.8, pp.1618-1660, 2007.

L. Liu, N. Ogasawara, N. Chiba, and X. Chen, Can indentation technique measure unique elastoplastic properties?, Journal of Materials Research, vol.24, issue.3, pp.784-800, 2009.

N. Chollacoop, M. Dao, and S. Suresh, Depth-sensing instrumented indentation with dual sharp indenters, Acta materialia, vol.51, issue.13, pp.3713-3729, 2003.