T. F. De-paiva-leite, R. P. Bastos, R. I. Jadue, and L. Fesquet, Comparison of low-voltage scaling in synchronous and asynchronous fd-soi circuits, 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), pp.229-234, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01524087

, Qdi asynchronous circuits for low power applications: a comparative study in technology fd-soi 28 nm, 19èmes Journées Nationales du Réseau Doctoral en Micro-nanoélectronique (JN-RDM), 2016.

T. Ferreira-de-paiva-leite, L. Fesquet, and R. P. Bastos, A body built-in cell for detecting transient faults and dynamically biasing subcircuits of integrated systems, Microelectronics Reliability Journal, pp.88-90, 2018.
URL : https://hal.archives-ouvertes.fr/hal-01986346

T. Ferreira-de-paiva-leite, R. I. Jadue, L. Fesquet, and R. P. Bastos, Assessing adaptive body biasing strategies i asynchronous circuits. Microprocessors and Microsystems, Journal, 2018.

L. A. Guimarães, T. F. De-paiva-leite, R. P. Bastos, and L. Fesquet, Non-intrusive testing technique for detection of trojans in asynchronous circuits, 2018 Design, Automation Test in Europe Conference Exhibition (DATE), pp.1516-1519, 2018.

L. A. Guimarães, R. Bastos, T. F. De-paiva-leite, and L. Fesquet, Simple tri-state logic Trojans able to upset properties of ring oscillators, 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS), pp.1-6, 2016.

A. R. Jadue, R. P. Bastos, T. F. De-paiva-leite, O. A. Rolloff, M. Diallo et al., Level Shifter Architecture for Dynamically Biasing Ultra-Low Voltage Subcircuits of Integrated Systems, 2018 IEEE International Symposium on Circuits and Systems (ISCAS), pp.1-5, 2018.
URL : https://hal.archives-ouvertes.fr/hal-01726964

, A Guide to the Internet of Things Infographic

Y. Akgul, D. Puschini, S. Lesecq, E. Beigné, I. Miro-panades et al., Power management through DVFS and dynamic body biasing in FD-SOI circuits, 51st ACM/EDAC/IEEE Design Automation Conference (DAC), pp.1-6, 2014.
URL : https://hal.archives-ouvertes.fr/lirmm-01421009

D. H. Allen, A. G. Aipperspach, D. T. Cox, N. V. Phan, and S. N. Storino, A 0.2 /spl mu/m 1.8 V SOI 550 MHz 64 b PowerPC microprocesser with copper interconnects, IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278, pp.438-439, 1999.
URL : https://hal.archives-ouvertes.fr/in2p3-00149778

F. Arnaud, A. Thean, M. Eller, M. Lipinski, Y. W. Teh et al., Competitive and cost effective high-k based 28nm CMOS technology for low power applications, 2009 IEEE International Electron Devices Meeting (IEDM, pp.1-4, 2009.

A. Asenov, Simulation of Statistical Variability in Nano MOSFETs, 2007 IEEE Symposium on VLSI Technology, pp.86-87, 2007.

G. Baccarani, M. R. Wordeman, and R. H. Dennard, Generalized scaling theory and its application to a 1/4 micrometer MOSFET design, IEEE Transactions on Electron Devices, vol.31, pp.452-462, 1984.

P. Bai, C. Auth, S. Balakrishnan, M. Bost, R. Brain et al., A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 /spl mu/m/sup 2/ SRAM cell, IEDM Technical Digest. IEEE International Electron Devices Meeting, pp.657-660, 2004.

P. A. Beerel, R. O. Ozdag, and M. Ferretti, A Designer's Guide to Asynchronous VLSI, 2010.

E. Beigne, A. Valentian, B. Giraud, O. Thomas, T. Benoist et al., Ultra-Wide Voltage Range designs in Fully-Depleted Silicon-On-Insulator FETs, 2013 Design, Automation Test in Europe Conference Exhibition (DATE), pp.613-618, 2013.

I. Ben-akkez, C. Fenouillet-beranger, A. Cros, F. Balestra, and G. Ghibaudo, Impact of back biasing on the effective mobility in UTBB FDSOI CMOS technology, Semiconductor Conference Dresden-Grenoble (ISCDG), pp.1-3, 2013.
URL : https://hal.archives-ouvertes.fr/hal-01078796

K. V. Berkel, R. Burgess, J. Kessels, A. Peeters, M. Roncken et al., A single-rail re-implementation of a DCC error detector using a generic standard-cell library, Proceedings Second Working Conference on Asynchronous Design Methodologies, pp.72-79, 1995.

K. V. Berkel, R. Burgess, J. Kessels, M. Roncken, F. Schalij et al., Asynchronous circuits for low power: a DCC error corrector, IEEE Design Test of Computers, vol.11, pp.22-32, 1994.

K. Bernstein and N. J. Rohrer, SOI Circuit Design Concepts, Google-Books-ID: sgMYvtQ2GqcC, 2007.

M. Blagojevic and . Et-al, A fast, flexible, positive and negative adaptive body-bias generator in 28nm fdsoi, IEEE Symposium on VLSI Circuits, 2016.

J. Cai, Z. Ren, A. Majumdar, T. H. Ning, H. Yin et al., Will SOI have a life for the low-power market?, IEEE International SOI Conference, pp.15-16, 2008.

Y. Cao, W. Ye, X. Zhao, and P. Deng, An energy-efficient subthreshold level shifter with a wide input voltage range, 2016 IEEE International Symposium on Circuits and Systems (ISCAS), pp.726-729, 2016.

I. J. Chang, J. J. Kim, K. Kim, and K. Roy, Robust Level Converter for SubThreshold/Super-Threshold Operation:100 mV to 2.5 V, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.19, pp.1429-1437, 2011.

K. Chang, J. Chang, B. Gwee, and K. Chong, Synchronous-logic and asynchronous-logic 8051 microcontroller cores for realizing the Internet of Things: A comparative study on dynamic voltage scaling and variation effects, IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol.3, pp.23-34, 2013.

W. Chang, C. Shih, J. Wu, S. Lin, L. Cin et al., Back-Biasing to Performance and Reliability Evaluation of UTBB FDSOI, Bulk FinFETs, and SOI FinFETs, IEEE Transactions on Nanotechnology, vol.17, pp.36-40, 2018.

T. Chen, J. Chen, and L. T. Clark, Subthreshold to Above Threshold Level Shifter Design, Journal of Low Power Electronics, vol.2, issue.2, pp.251-258, 2006.

K. Cheng, A. Khakifirooz, P. Kulkarni, S. Kanakasabapathy, S. Schmitz et al., Fully depleted extremely thin SOI technology fabricated by a novel integration scheme featuring implant-free, zero-silicon-loss, and faceted raised source/drain, 2009 Symposium on VLSI Technology, pp.212-213, 2006.

K. Cheng, A. Khakifirooz, P. Kulkarni, S. Ponoth, J. Kuss et al., Extremely thin SOI (ETSOI) CMOS with record low variability for low power systemon-chip applications, IEEE International Electron Devices Meeting (IEDM, pp.1-4, 2009.

W. A. Clark, Macromodular Computer Systems, Spring Joint Computer Conference, pp.335-336, 1967.

M. Cochet and . Et-al, Experimental model of adaptive body biasing for energy efficiency in 28nm utbb fd-soi, 2014 SOI-3D-Subthreshold Microelectronics Technology Unified Conference, pp.1-2, 2014.

J. Colinge, Thin-film SOI technology: the solution to many submicron CMOS problems, International Technical Digest on Electron Devices Meeting, pp.817-820, 1989.

J. Colinge, Recent advances in SOI technology, Proceedings of 1994 IEEE International Electron Devices Meeting, pp.817-820, 1994.

J. Colinge, Silicon-on-Insulator Technology: Materials to VLSI: Materials to Vlsi, Google-Books-ID: RR0WinYaN14C, 2004.

J. Colinge and . Others, FinFETs and other multi-gate transistors, vol.73

P. Corsonello, F. Frustaci, and S. Perri, A layout strategy for low-power voltage level shifters in 28nm UTBB FDSOI technology, 2015 AEIT International Annual Conference (AEIT), pp.1-5, 2015.

U. V. Cummings, A. M. Lines, and A. J. Martin, An asynchronous pipelined lattice structure filter, Proceedings of 1994 IEEE Symposium on Advanced Research in Asynchronous Circuits and Systems, pp.126-133, 1994.

S. Damaraju, V. George, S. Jahagirdar, T. Khondker, R. Milstrey et al., Grenoble Alpes, CNRS, TIMA Laboratory REFERENCES and GPU System-on-Chip, 2012 IEEE International Solid-State Circuits Conference, pp.56-57, 2012.

R. De-oliveira-rocha, F. Sill-torres, and R. P. Bastos, Towards highsensitive built-in current sensors enabling detection of radiation-induced soft errors, pp.190-196, 2017.

G. De-streel and . Et-al, Impact of back gate biasing schemes on energy and robustness of ULV logic in 28nm UTBB FDSOI technology, IEEE International Symposium on Low Power Electronics and Design (ISLPED), pp.255-260, 2013.

R. H. Dennard, F. H. Gaensslen, H. Yu, V. L. Rideout, E. Bassous et al., Design Of Ion-implanted MOSFET's with Very Small Physical Dimensions, Proceedings of the IEEE, vol.87, pp.668-678, 1999.

P. E. Dodd, M. R. Shaneyfelt, J. A. Felix, and J. R. Schwank, Production and propagation of single-event transients in high-speed digital logic ICs, IEEE Transactions on Nuclear Science, vol.51, pp.3278-3284, 2004.

B. Doris, M. Ieong, T. Kanarsky, Y. Zhang, R. A. Roy et al., Extreme scaling with ultra-thin Si channel MOSFETs, Digest. International Electron Devices Meeting, pp.267-270, 2002.

A. V. Duc, Synthèse automatique de circuits asynchrones QDI. phdthesis, Institut National Polytechnique de Grenoble -INPG, 2003.

T. Ernst and S. Cristoloveanu, Buried oxide fringing capacitance: a new physical model and its implication on SOI device scaling and architecture, 1999 IEEE International SOI Conference. Proceedings (Cat. No.99CH36345) (Oct. 1999), pp.38-39

C. Fenouillet-beranger, O. Thomas, P. Perreau, J. Noel, A. Bajolet et al., Efficient multi-VTFDSOI technology with UTBOX for low power circuit design, Technology, pp.65-66, 2010.

V. Ferlet-cavrois, P. Paillet, M. Gaillardin, D. Lambert, J. Baggio et al., Statistical Analysis of the Charge Collected in SOI and Bulk Devices Under Heavy lon and Proton Irradiation mdash;Implications for Digital SETs, IEEE Transactions on Nuclear Science, vol.53, pp.3242-3252, 2006.

M. Ferretti and P. A. Beerel, Single-track asynchronous pipeline templates using 1-of-N encoding, Automation and Test in Europe Conference and Exhibition Proceedings, pp.1008-1015, 2002.

F. Firouzi, A. Yazdanbakhsh, H. Dorosti, and S. M. Fakhraie, Dynamic Soft Error Hardening via Joint Body Biasing and Dynamic Voltage Scaling, 14th Euromicro Conference on Digital System Design, pp.385-392, 2011.

S. B. Furber, J. D. Garside, P. Riocreux, S. Temple, P. Day et al., AMULET2e: an asynchronous embedded controller, Proceedings of the IEEE, vol.87, pp.243-256, 1999.

S. Garg and D. Marculescu, System-Level Leakage Variability Mitigation for MPSoC Platforms Using Body-Bias Islands, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.20, pp.2289-2301, 2012.

P. Gosatwar and U. Ghodeswar, Design of voltage level shifter for multi-supply voltage design, 2016 International Conference on Communication and Signal Processing (ICCSP), pp.853-0857, 2016.

L. A. Guimarães, R. P. Bastos, and L. Fesquet, Detection of Layout-Level Trojans by Monitoring Substrate with Preexisting Built-in Sensors, IEEE Computer Society Annual Symposium on VLSI, pp.290-295, 2017.

M. V. Guimarães and F. S. Torres, Automatic layout integration of Bulk BuiltIn Current Sensors for detection of soft errors, 29th Symposium on Integrated Circuits and Systems Design (SBCCI), pp.1-6, 2016.

M. Hamada, M. Takahashi, H. Arakida, A. Chiba, T. Terazawa et al., A topdown low power design technique using clustered voltage scaling with variable supplyvoltage scheme, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143, pp.495-498, 1998.

J. Hamon and . Et-al, Automatic leakage control for wide range performance QDI asynchronous circuits in FD-SOI technology, 19th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), pp.142-149, 2013.

R. Harada, Y. Mitsuyama, M. Hashimoto, and T. Onoye, Neutron induced single event multiple transients with voltage scaling and body biasing, 2011 International Reliability Physics Symposium, 2011.

L. Heller, W. Griffin, J. Davis, and N. Thoma, Cascode voltage switch logic: A differential CMOS logic family. In 1984 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, vol.XXVII, pp.16-17, 1984.

S. R. Hosseini, M. Saberi, and R. Lotfi, An energy-efficient level shifter for low-power applications, 2015 IEEE International Symposium on Circuits and Systems (ISCAS), pp.2241-2244, 2015.

C. Hu, New sub-20nm transistors -Why and how, 48th ACM/EDAC/IEEE Design Automation Conference (DAC), pp.460-463, 2011.

G. J. Hu, A better understanding of CMOS latch-up, IEEE Transactions on Electron Devices, vol.31, pp.62-67, 1984.

M. Imai and . Et-al, Fine-grain leakage power reduction method for m-out-of-n encoded circuits using multi-threshold-voltage transistors, 15th IEEE Symposium on Asynchronous Circuits and Systems, pp.209-216, 2009.

F. Ishihara, F. Sheikh, and B. Nikolic, Level conversion for dual-supply systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.12, issue.2, pp.185-195, 2004.

J. , H. Yamaguchi, Y. Fujino, T. Kato, T. Inoue et al., Comparison of Standard and Low-Dose Separation-by-Implanted-Oxygen Substrates for 0.15 um SOI MOSFET Applications, Jpn. J. Appl. Phys, vol.35, p.983, 1996.

H. H. Jones, Why Migration to 20nm Bulk CMOS and 16/14nm FinFETs is Not Best Approach for Semiconductor Industry, vol.12

N. Kamae and . Et-al, A body bias generator compatible with cell-based design flow for within-die variability compensation, IEEE Asian Solid State Circuits Conference (A-SSCC, pp.389-392, 2012.

T. Karnik, J. Tschanz, B. Bloechel, P. Hazucha, P. Armstrong et al., Impact of body bias on alpha-and neutron-induced soft error rates of flip-flops, Symposium on VLSI Circuits. Digest of Technical Papers, issue.04CH37525, pp.324-325, 2004.

J. Kessels and P. Marston, Designing asynchronous standby circuits for a lowpower pager, Proceedings of the IEEE, vol.87, pp.257-267, 1999.

A. Khakifirooz, K. Cheng, Q. Liu, T. Nagumo, N. Loubet et al., Extremely thin SOI for system-on-chip applications, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, pp.1-4, 2012.

Y. Kim, Y. Lee, D. Sylvester, and D. Blaauw, SLC: Split-control Level Converter for dense and stable wide-range voltage conversion, 2012 Proceedings of the ESSCIRC (ESSCIRC), pp.478-481, 2012.

A. Kondratyev and K. Lwin, Design of asynchronous circuits using synchronous CAD tools, IEEE Design Test of Computers, vol.19, pp.107-117, 2002.

K. Koo, J. Seo, M. Ko, and J. Kim, A new level-up shifter for high speed and wide range interface in ultra deep sub-micron, 2005 IEEE International Symposium on Circuits and Systems, vol.2, pp.1063-1065, 2005.

K. Kuhn, C. Kenyon, A. Kornfeld, . Liu, . Mark et al., Managing Process Variation in Intel's 45nm CMOS Technology, Intel Technology Journal, vol.12, p.20, 2008.

S. H. Kulkarni and . Al, A statistical framework for post-silicon tuning through body bias clustering, IEEE/ACM International Conference on Computer Aided Design, pp.39-46, 2006.

S. H. Kulkarni and D. Sylvester, High performance level conversion for dual V/sub DD/ design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.12, issue.9, pp.926-936, 2004.

T. Kuroda, T. Fujita, S. Mita, T. Nagamatsu, S. Yoshioka et al., A 0.9-V, 150-MHz, 10-mW, 4 mm/sup 2/, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme, IEEE Journal of Solid-State Circuits, vol.31, pp.1770-1779, 1996.
URL : https://hal.archives-ouvertes.fr/in2p3-00021287

J. M. Kühn and . Al, Leveraging fdsoi through body bias domain partitioning and bias search, 53nd ACM/EDAC/IEEE Design Automation Conference (DAC), pp.1-6, 2016.

M. Lanuzza, F. Crupi, S. Rao, R. D. Rose, S. Strangio et al., An Ultralow-Voltage Energy-Efficient Level Shifter, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.64, pp.61-65, 2017.

Y. S. Lin and D. M. Sylvester, Single stage static level shifter design for subthreshold to I/O voltage conversion, ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), pp.197-200, 2008.

A. M. Lines, Pipelined asynchronous circuits. Tech. rep., California Institute of Technology, 1998.

Q. Liu, F. Monsieur, A. Kumar, T. Yamamoto, A. Yagishita et al., Impact of back bias on ultra-thin body and BOX (UTBB) devices, 2011 Symposium on VLSI Technology -Digest of Technical Papers, pp.160-161, 2011.

Z. Lu, N. Collaert, M. Aoulaiche, B. D. Wachter, A. D. Keersgieter et al., Realizing super-steep subthreshold slope with conventional FDSOI CMOS at low-bias voltages, 2010 International Electron Devices Meeting, 2010.

S. C. Luo, C. J. Huang, and Y. H. Chu, A Wide-Range Level Shifter Using a Modified Wilson Current Mirror Hybrid Buffer, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.61, issue.6, pp.1656-1665, 2014.

S. Lutkemeier and U. Ruckert, A Subthreshold to Above-Threshold Level Shifter Comprising a Wilson Current Mirror, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.57, pp.721-724, 2010.

J. Makipaa and O. Billoint, FDSOI versus BULK CMOS at 28 nm node which technology for ultra-low power design, IEEE International Symposium on Circuits and Systems (ISCAS), pp.554-557, 2013.

R. Manohar and A. J. Martin, Quasi-delay-insensitive circuits are turingcomplete, 1995.

J. Markoff, Intel increases transistor speed by building upward, The New York Times 4, 2011.

A. J. Martin, Compiling communicating processes into delay-insensitive VLSI circuits, Distrib Comput, vol.1, issue.4, pp.226-234, 1986.

A. J. Martin, . California-inst-of, . Tech, . Dept-of-computer, C. Science et al., Programming in VLSI: From Communicating Processes to DelayInsensitive Circuits, 1989.

A. J. Martin, The Limitations to Delay-Insensitivity in Asynchronous Circuits. In Beauty Is Our Business: A Birthday Salute to, pp.302-311, 1990.

A. J. Martin, S. M. Burns, T. K. Lee, D. Borkovic, and P. J. Hazewindus, The First Asynchronous Microprocessor: The Test Results, SIGARCH Comput. Archit. News, vol.17, pp.95-98, 1989.

A. J. Martin, A. Lines, R. Manohar, M. Nystrom, P. Penzes et al., The design of an asynchronous MIPS R3000 microprocessor, Proceedings Seventeenth Conference on Advanced Research in VLSI, pp.164-181, 1997.

S. M. Martin and . Al, Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads, Proceedings of the 2002 IEEE/ACM International Conference on Computer-aided Design, pp.721-725, 2002.

R. Matsuzuka, T. Hirose, Y. Shizuku, N. Kuroki, and M. Numa, A 0.19-V minimum input low energy level shifter for extremely low-voltage VLSIs, 2015 IEEE International Symposium on Circuits and Systems (ISCAS), pp.2948-2951, 2015.

J. Mauricio and . Et-al, Local variations compensation with dll-based body bias generator for utbb fd-soi technology, IEEE 13th International New Circuits and Systems Conference (NEWCAS) (2015), pp.1-4

C. Mazure, Advanced Substrate Engineering for the Nanotechnology Era, 2006 International Symposium on VLSI Technology, Systems, and Applications, pp.1-2, 2006.

C. Mazuré, R. Ferrant, B. Nguyen, W. Schwarzenbach, and C. Moulin, FDSOI: From substrate to devices and circuit applications, 2010 Proceedings of ESSCIRC, pp.45-51, 2010.

M. Meijer and . Et-al, Technological Boundaries of Voltage and Frequency Scaling for Power Performance Tuning, pp.25-47, 2008.

M. Meijer and . Et-al, A forward body bias generator for digital cmos circuits with supply voltage scaling, IEEE International Symposium on Circuits and Systems (ISCAS) (2010), pp.2482-2485

R. Miller and . Edward, Switching theory, Sequential circuits and machines, vol.2, 1965.

J. Montanaro, R. T. Witek, K. Anne, A. J. Black, E. M. Cooper et al., A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor, IEEE Journal of Solid-State Circuits, vol.31, pp.1703-1714, 1996.

G. E. Moore, Cramming more components onto integrated circuits, IEEE Solid-State Circuits Society Newsletter, vol.38, issue.8, pp.33-35, 1965.

D. E. Muller, Asynchronous logics and application to information processing, pp.289-297

S. Narendra, J. Tschanz, A. Keshavarzi, S. Borkar, and V. De, Comparative performance, leakage power and switching power of circuits in 150 nm PD-SOI and bulk technologies including impact of SOI history effect, Symposium on VLSI Circuits. Digest of Technical Papers, issue.01CH37185, pp.217-218, 2001.

E. H. Neto, I. Ribeiro, M. Vieira, G. Wirth, and F. L. Kastensmidt, Using Bulk Built-in Current Sensors to Detect Soft Errors, IEEE Micro, vol.26, pp.10-18, 2006.

L. S. Nielsen and J. Sparso, Designing asynchronous circuits for low power: an IFIR filter bank for a digital hearing aid, Proceedings of the IEEE, vol.87, pp.268-281, 1999.

J. Noel, O. Thomas, C. Fenouillet-beranger, M. Jaud, P. Scheiblin et al., A simple and efficient concept for setting up multi-V lt;inf gt;T lt;/inf gt; devices in thin BOx fully-depleted SOI technology, Proceedings of the European Solid State Device Research Conference, pp.137-140, 2009.

J. Noel, O. Thomas, M. Jaud, O. Weber, T. Poiroux et al., Multi-t UTBB FDSOI Device Architectures for Low-Power CMOS Circuit, IEEE Transactions on Electron Devices, vol.58, pp.2473-2482, 2011.

K. Nose and . Et-al, Vth-hopping scheme to reduce subthreshold leakage for low-power processors, IEEE Journal of Solid-State Circuits, vol.37, pp.413-419, 2002.

K. Nose, M. Hirabayashi, H. Kawaguchi, S. Lee, and T. Sakurai, VTHhopping scheme to reduce subthreshold leakage for low-power processors, IEEE Journal of Solid-State Circuits, vol.37, pp.413-419, 2002.

S. M. Nowick and M. Singh, Asynchronous Design-Part 1: Overview and Recent Advances, IEEE Design Test, vol.32, issue.3, pp.5-18, 2015.

S. M. Nowick and M. Singh, Asynchronous Design-Part 2: Systems and Methodologies, IEEE Design Test, vol.32, issue.3, pp.19-28, 2015.

Y. Omura, S. Nakashima, K. Izumi, and T. Ishii, 1-mu m-gate, ultrathinfilm CMOS devices using SIMOX substrate with 80-nm-thick buried oxide layer, International Electron Devices Meeting, pp.675-678, 1991.

Y. Osaki, T. Hirose, N. Kuroki, and M. Numa, A Low-Power Level Shifter With Logic Error Correction for Extremely Low-Voltage Digital CMOS LSIs, IEEE Journal of Solid-State Circuits, vol.47, issue.7, pp.1776-1783, 2012.

N. C. Paver, P. Day, C. Farnsworth, D. L. Jackson, W. A. Lien et al., A low-power, low noise, configurable self-timed DSP, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp.32-42, 1998.

M. J. Pelgrom, A. C. Duinmaijer, and A. P. Welbers, Matching properties of MOS transistors, IEEE Journal of Solid-State Circuits, vol.24, pp.1433-1439, 1989.

B. Pelloux-prayer and . Et-al, Planar fully depleted soi technology: The convergence of high performance and low power towards multimedia mobile applications, IEEE Faible Tension Faible Consommation, pp.1-4, 2012.

. Possamai, R. Bastos, L. A. Guimarães, F. Sill-torres, and L. Fesquet, Architectures of bulk built-in current sensors for detection of transient faults in integrated circuits, Microelectronics Journal, vol.71, pp.70-79, 2018.
URL : https://hal.archives-ouvertes.fr/hal-01721110

R. Puri, L. Stok, J. Cohn, D. Kung, D. Pan et al., Pushing ASIC performance in a power envelope, Proceedings 2003. Design Automation Conference, pp.788-793, 2003.

T. V. Ramabadran, A coding scheme for m-out-of-n codes, IEEE Transactions on Communications, vol.38, pp.1156-1163, 1990.

M. Ramdani, E. Sicard, A. Boyer, S. B. Dhia, J. J. Whalen et al., The Electromagnetic Compatibility of Integrated Circuits-Past, Present, and Future, IEEE Transactions on Electromagnetic Compatibility, vol.51, pp.78-100, 2009.

M. Renaudin, Asynchronous circuits and systems : a promising design alternative, Microelectronic Engineering, vol.54, pp.133-149, 2000.
URL : https://hal.archives-ouvertes.fr/hal-00011193

M. Renaudin, A. Bouzafour, S. Engels, and R. Wilson, A 6-Wire Plug and Play Clockless Distributed On-Chip-Sensor Network in 28 nm UTBB FD-SOI, Journal of Low Power Electronics, vol.14, pp.404-413, 2018.

M. Renaudin and A. Fonkoua, Tiempo Asynchronous Circuits System Verilog Modeling Language, 2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems, pp.105-112, 2012.

M. Renaudin, P. Vivet, and F. Robin, ASPRO-216: a standard-cell Q.D.I. 16-bit RISC asynchronous microprocessor, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp.22-31, 1998.
URL : https://hal.archives-ouvertes.fr/hal-00011217

O. A. Rolloff, R. P. Bastos, and L. Fesquet, Exploiting reliable features of asynchronous circuits for designing low-voltage components in FD-SOI technology, Microelectronics Reliability, vol.55, pp.1302-1306, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01393437

K. Roy, S. Mukhopadhyay, and H. Mahmoodi-meimand, Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits, Proceedings of the IEEE, vol.91, pp.305-327, 2003.

T. Sakurai, A. Matsuzawa, and T. Douseki, Fully-Depleted SOI CMOS Circuits and Technology for Ultralow-Power Applications, Google-Books-ID: Iq_9ASILMKYC, 2007.

G. G. Shahidi, C. A. Anderson, B. A. Chappell, T. I. Chappell, J. H. Comfort et al., A room temperature 0.1 /spl mu/m CMOS on SOI, IEEE Transactions on Electron Devices, vol.41, pp.2405-2412, 1994.

H. Shao and C. Tsui, A robust, input voltage adaptive and low energy consumption level converter for sub-threshold logic, ESSCIRC 2007 -33rd European Solid-State Circuits Conference, pp.312-315, 2007.

J. S. Shor, Y. Afek, and E. Engel, IO buffer for high performance, low-power application, Proceedings of CICC 97 -Custom Integrated Circuits Conference, pp.595-598, 1997.

(. Sia), S. I. Src), and S. R. , Rebooting the IT Revolution: A Call to Action

A. Simionovski and G. Wirth, Simulation Evaluation of an Implemented Set of Complementary Bulk Built-In Current Sensors With Dynamic Storage Cell, IEEE Transactions on Device and Materials Reliability, vol.14, pp.255-261, 2014.

C. Sitik, W. Liu, B. Taskin, and E. Salman, Design Methodology for VoltageScaled Clock Distribution Networks, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.24, issue.10, pp.3080-3093, 2016.

T. Skotnicki, Heading for decananometer CMOS -Is navigation among icebergs still a viable strategy?, 30th European Solid-State Device Research Conference, pp.19-33, 2000.

T. Skotnicki, C. Fenouillet-beranger, C. Gallon, F. Boeuf, S. Monfray et al., Innovative Materials, Devices, and CMOS Technologies for Low-Power Mobile Multimedia, IEEE Transactions on Electron Devices, vol.55, pp.96-130, 2008.

. Soitec and . Fd-soi--soitec--soitec,

J. Spars and S. Furber, Principles of Asynchronous Circuit Design: A Systems Perspective, 2010.

S. Longoria and . Soi-|-asn,

L. T. Su, J. B. Jacobs, J. Chung, and D. A. Antoniadis, Deep-submicrometer channel design in silicon-on-insulator (SOI) MOSFET's, IEEE Electron Device Letters, vol.15, pp.183-185, 1994.

I. E. Sutherland and . Micropipelines, Commun. ACM, vol.32, pp.720-738, 1989.

E. Suzuki, K. Ishii, S. Kanemaru, T. Maeda, T. Tsutsumi et al., Highly suppressed short-channel effects in ultrathin SOI n-MOSFETs, IEEE Transactions on Electron Devices, vol.47, pp.354-359, 2000.

F. Tachibana, H. Sato, T. Yamashita, H. Hara, T. Kitahara et al., A process variation compensation scheme using cell-based forward bodybiasing circuits usable for 1.2v design, IEEE Custom Integrated Circuits Conference, pp.29-32, 2008.

R. Taco and . Et-al, Exploring back biasing opportunities in 28nm utbb fd-soi technology for subthreshold digital design, IEEE Convention of Electrical Electronics Engineers in Israel, pp.1-4, 2014.

S. A. Tawfik and V. Kursun, Multi-Vth Level Conversion Circuits for Multi-VDD Systems, 2007 IEEE International Symposium on Circuits and Systems, pp.1397-1400, 2007.

R. Teodorescu and . Et-al, Mitigating parameter variation with dynamic fine-grain body biasing, 40th Annual IEEE/ACM International Symposium on Microarchitecture, pp.27-42, 2007.

Y. Thonnart and . Et-al, Power reduction of asynchronous logic circuits using activity detection, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.17, issue.7, pp.893-906, 2009.

T. Tomimatsu, Y. Goto, H. Kato, M. Amma, M. Igarashi et al., Cost-Effective 28-nm LSTP CMOS using gate-first metal gate/high-k technology, Symposium on VLSI Technology, pp.36-37, 2009.

C. Q. Tran, H. Kawaguchi, and T. Sakurai, Low-power high-speed level shifter design for block-level dynamic voltage scaling environment, International Conference on Integrated Circuit Design and Technology, pp.229-232, 2005.

V. P. Trivedi and J. G. Fossum, Nanoscale FD/SOI CMOS: thick or thin BOX?, IEEE Electron Device Letters, vol.26, pp.26-28, 2005.

R. Tsuchiya, M. Horiuchi, S. Kimura, M. Yamaoka, T. Kawahara et al., Silicon on thin BOX: a new paradigm of the CMOSFET for low-power high-performance application featuring widerange back-bias control, IEDM Technical Digest. IEEE International Electron Devices Meeting, pp.631-634, 2004.

J. T. Udding, A formal model for defining and classifying delay-insensitive circuits and systems, Distributed Computing, vol.1, issue.4, pp.197-204, 1986.

S. H. Unger, Asynchronous sequential switching circuits with unrestricted input changes, 11th Annual Symposium on Switching and Automata Theory, pp.114-121, 1970.

K. Usami, M. Igarashi, F. Minami, T. Ishikawa, M. Kanzawa et al., Automated low-power technique exploiting multiple supply voltages applied to a media processor, IEEE Journal of Solid-State Circuits, vol.33, pp.463-472, 1998.

S. Veeraraghavan and J. G. Fossum, Short-channel effects in SOI MOSFETs, IEEE Transactions on Electron Devices, vol.36, issue.3, pp.522-528, 1989.

F. Veirano, L. Naviner, and F. Silveira, Pushing minimum energy limits by optimal asymmetrical back plane biasing in 28 nm UTBB FD-SOI, 26th International Workshop on Power and Timing Modeling, Optimization and Simulation, pp.243-249, 2016.

F. Veirano, L. Naviner, and F. Silveira, Optimum nMOS/pMOS Imbalance for Energy Efficient Digital Circuits, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.64, pp.3081-3091, 2017.
URL : https://hal.archives-ouvertes.fr/hal-02287635

V. Venkatachalam and . Et-al, Power reduction techniques for microprocessor systems, ACM Comput. Surv, vol.37, issue.3, pp.195-237, 2005.

A. Wang and A. Chandrakasan, A 180-mV subthreshold FFT processor using a minimum energy design methodology, IEEE Journal of Solid-State Circuits, vol.40, pp.310-319, 2005.

W. Wang, M. Ker, M. Chiang, and C. Chen, Level shifters for high-speed 1 V to 3.3 V interfaces in a 0.13 mu;m Cu-interconnection/low-k CMOS technology, 2001 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers, pp.307-310, 2001.

O. Weber, O. Faynot, F. Andrieu, C. Buj-dufournet, F. Allain et al., High immunity to threshold voltage variability in undoped ultra-thin FDSOI MOSFETs and its physical understanding, IEEE International Electron Devices Meeting, pp.1-4, 2008.

T. Williams, N. Patkar, and G. Shen, SPARC64: a 64-b 64-active-instruction out-of-order-execution MCM processor, IEEE Journal of Solid-State Circuits, vol.30, pp.1215-1226, 1995.

T. E. Williams, Performance of Iterative Computation in Self-Timed Rings, vol.15

S. N. Wooters, B. H. Calhoun, and T. N. Blalock, An Energy-Efficient Subthreshold Level Converter in 130-nm CMOS, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.57, pp.290-294, 2010.

H. Xu, W. B. Jone, and R. Vemuri, Novel Vth Hopping Techniques for Aggressive Runtime Leakage Control, 2010 23rd International Conference on VLSI Design, pp.51-56, 2010.

A. Yakovlev, P. Vivet, and M. Renaudin, Advances in asynchronous logic: From principles to GALS amp;amp; NoC, recent industry applications, and commercial CAD tools, 2013 Design, Automation Test in Europe Conference Exhibition (DATE), pp.1715-1724, 2013.

R. Yan, A. Ourmazd, and K. F. Lee, Scaling the Si MOSFET: from bulk to SOI to bulk, IEEE Transactions on Electron Devices, vol.39, issue.7, pp.1704-1710, 1992.

B. Yu, L. Chang, S. Ahmed, H. Wang, S. Bell et al., FinFET scaling to 10 nm gate length, Digest. International Electron Devices Meeting, pp.251-254, 2002.

C. Yu, W. Wang, and B. Liu, A new level converter for low-power applications, The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196, vol.1, pp.113-116, 2001.

K. Y. Yun, P. A. Beerel, and J. Arceo, High-performance asynchronous pipeline circuits, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp.17-28, 1996.

H. Zakaria and L. Fesquet, Designing a process variability robust energy-efficient control for complex SOCs, IEEE J. Emerg. Sel. Top. Circuits Syst (JETCAS), vol.1, pp.160-171, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00646549

W. Zhao, A. B. Alvarez, and Y. Ha, A 65-nm 25.1-ns 30.7-fJ Robust Subthreshold Level Shifter With Wide Conversion Range, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.62, issue.7, pp.671-675, 2015.

J. Zhou, C. Wang, X. Liu, X. Zhang, and M. Je, An Ultra-Low Voltage Level Shifter Using Revised Wilson Current Mirror for Fast and Energy-Efficient Wide-Range Voltage Conversion from Sub-Threshold to I/O Voltage, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.62, pp.697-706, 2015.

, La technologie FD-SOI, une opportunité pour la conception de circuits asynchrones énergé-tiquement efficients

, Cette thèse comporte quatre contributions permettant la conception de circuits asynchrones énergétiquement plus efficaces. 1) Une unité arithmé-tique et logique (UAL) asynchrone quasi insensible aux délais, Cette thèse étudie de nouveaux dispositifs de gestion de l'énergie ainsi que leur mise en oeuvre, en combinant deux approches: la logique asynchrone et les techniques de polarisation du substrat (Adaptive Body Biasing -ABB)

, Une cellule standard a été spécialement développée pour mettre en oeuvre nos schémas d'adaptation dynamique du substrat (ABB) qui ajustent la tension de seuil (Vth) des transistors. En outre, cette cellule s'est révélée très utile pour la détection de fautes transitoires causées par des radiations environnementales. Cette cellule est en outre un élément clé pour exploiter la polarisation du substrat, un des intérêts majeurs de la technologie FD-SOI, et d'améliorer la fiabilité du système. 3) Trois stratégies de polarisation de substrat ont été évaluées. Ces stratégies reposent sur la détection automatique de l'activité des circuits asynchrones QDI et de la polarisation de multiples domaines dans le substrat (Body Biasing Domains -BBD). De plus, une méthode pour analyser l'efficacité énergétique des stratégies de polarisation pour les circuits asynchrones QDI a également été proposée dans le cadre de cette thèse. 4) Enfin, un flot de conception de circuits numériques intégrés a été proposé et développé. Ce flot, a été conçue et utilisée pour mener une analyse comparative entre systèmes synchrones et asynchrones. Cette étude démontre notamment la meilleure efficacité énergétique et la plus grande robustesse des circuits asynchrones QDI, surtout lorsqu'ils fonctionnent à basse tension. 2)

, Four main contributions have been done, thus enabling the design of more energy efficient asynchronous circuits. 1) We contributed with the design of a Quasi-delay Insensitive (QDI) asynchronous ALU architecture, used in a comparative analysis of asynchronous versus synchronous systems. This first study has demonstrated the energy efficiency and robustness of QDI circuits, especially if operating at low power supply (V dd ). 2) We proposed a new body built-in cell for implementing ABB schemes by tuning the circuit threshold voltage (Vth) on-the-fly; and detecting short-duration and long-duration transient faults (TF) caused by environmental radiation. The proposed cell is a key building block to fully benefit from body biasing features of the FD-SOI technology while enhancing system's reliability. 3) We assessed three different ABB strategies -based on automatic activity detection and multiple body-biasing domains (BBDs) -for QDI asynchronous circuits, Keywords: Circuits Asynchrones Quasi-Insensibles aux Délais, Polarisation Adaptative du Substrat, Efficacité Énergétique, FD-SOI FD-SOI technology opportunities for more energy efficient asynchronous circuits This thesis studies novel energy management schemes, and how to implement them, by using two main design approaches: asynchronous logic and adaptive body biasing (ABB) techniques

, We developed a standard cell-based IC design flow to apply ABB strategies with multiple BBDs by using the proposed body built-in cells. A testchip has been designed and fabricated to validate the developed design flow and the efficacy of the body built-in cell, Keywords: Quasi-delay-insensitive Asynchronous Circuits