, ASYNCHRONOUS EVENT-BASED SENSING AND PROCESSING

C. Brandli, R. Berner, M. Yang, S. Liu, and T. Delbruck, A 240 × 180 130 db 3 µs latency global shutter spatiotemporal vision sensor, IEEE Journal of Solid-State Circuits, vol.49, issue.10, p.7, 2001.

F. Akopyan, Design and tool flow of a 65 mw 1 million neuron programmable neurosynaptic chip, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.34, issue.10, p.18, 2001.

B. V. Benjamin, P. Gao, E. Mcquinn, S. Choudhary, A. R. Chandrasekaran et al., Neurogrid: A mixed-analogdigital multichip system for large-scale neural simulations, Proceedings of the IEEE, vol.102, issue.5, p.18, 2014.

F. Rosenblatt, The perceptron: A probabilistic model for information storage and organization in the brain, Psychological Review, vol.1, p.10, 1958.

C. Mead, Analog VLSI and Neural Systems, 1989.

Y. Lecun, L. Bottou, Y. Bengio, and P. Haffner, Gradient-based learning applied to document recognition, Proceedings of the IEEE, vol.86, issue.11, p.15, 1998.

B. Bilel, Continuous real-world inputs can open up alternative accelerator designs, SIGARCH Comput. Archit. News, vol.41, issue.3, p.16, 2013.

A. Joubert, A robust and compact 65 nm lif analog neuron for computational purposes, 2011 IEEE 9th International New Circuits and systems conference, pp.9-12, 2011.

X. Lagorce and R. Benosman, STICK: spike time interval computational kernel, A framework for general purpose computation using neurons, precise timing, delays, and synchrony, vol.2, p.16, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01236154

V. Chan, S. C. Liu, and A. Van-schaik, Aer ear: A matched silicon cochlea pair with address event representation interface, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.54, issue.1, p.9, 2006.

T. Mesquida, Impact of the aer-induced timing distortion on spiking neural networks implementing dsp, 2016 PRIME, vol.3, p.16, 2016.

T. Mesquida, A. Valentian, D. Bol, and E. Beigne, Architecture exploration of a fixed point computation unit using precise timing spiking neurons, 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PAT-MOS), pp.1-8, 2003.

, ASYNCHRONOUS EVENT-BASED SENSING AND PROCESSING

K. A. Boahen, Point-to-point connectivity between neuromorphic chips using address events. Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, vol.47, issue.5, pp.416-434, 2000.

. Zamarreño-ramos, Multicasting mesh aer: A scalable assembly approach for reconfigurable neuromorphic structured aer systems. application to convnets, IEEE Trans. Biomed. Circuits and Systems, vol.7, issue.1, pp.82-102, 2013.

X. Lagorce, Computational methods for event-based signals and applications. Theses, vol.7, p.16, 2015.
URL : https://hal.archives-ouvertes.fr/tel-01592392

G. Taverni, D. P. Moeys, F. F. Voigt, C. Li, C. Cavaco et al.,

F. Bello, T. Helmchen, and . Delbruck, In-vivo imaging of neural activity with dynamic vision sensors, 2017 IEEE Biomedical Circuits and Systems Conference (BioCAS), pp.1-4, 2017.

H. Abdalla and T. K. Horiuchi, An ultrasonic filterbank with spiking neurons, 2005 IEEE International Symposium on Circuits and Systems, vol.5, pp.4201-4204, 2005.

E. Fragniere, A 100-channel analog cmos auditory filter bank for speech recognition. In ISSCC, IEEE International Digest of Technical Papers. Solid-State Circuits Conference, vol.1, issue.8, pp.140-589, 2005.

R. Sarpeshkar, M. W. Baker, C. D. Salthouse, J. Sit, L. Turicchia et al., An analog bionic ear processor with zero-crossing detection, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, vol.1, pp.78-79, 2005.

B. Wen and K. Boahen, A silicon cochlea with active coupling, IEEE Transactions on Biomedical Circuits and Systems, vol.3, issue.6, pp.444-455, 2009.

S. Liu, A. Van-schaik, B. A. Mincti, and T. Delbruck, Event-based 64-channel binaural silicon cochlea with q enhancement mechanisms, Proceedings of 2010 IEEE International Symposium on Circuits and Systems, pp.2027-2030, 2008.

J. Anumula, D. Neil, T. Delbruck, and S. Liu, Feature representations for neuromorphic audio spike streams, Frontiers in Neuroscience, vol.12, issue.23, p.12, 2018.

J. Anumula, E. Ceolini, Z. He, A. Huber, and S. Liu, An event-driven probabilistic model of sound source localization using cochlea spikes, 2018 IEEE International Symposium on Circuits and Systems (ISCAS), vol.8, p.12, 2018.

S. Liu, N. Mesgarani, J. Harris, and H. Hermansky, The use of spike-based representations for hardware audition systems, Proceedings of 2010 IEEE International Symposium on Circuits and Systems, pp.505-508, 2008.

, ASYNCHRONOUS EVENT-BASED SENSING AND PROCESSING

B. Graham, Fractional max-pooling. CoRR, abs/1412.6071, p.12, 2014.

C. Wojek, S. Walk, and B. Schiele, Multi-cue onboard pedestrian detection, 2009 IEEE Conference on Computer Vision and Pattern Recognition, p.12, 2009.

P. Dollar, C. Wojek, B. Schiele, and P. Perona, Pedestrian detection: An evaluation of the state of the art, IEEE Transactions on Pattern Analysis and Machine Intelligence, vol.34, issue.4, p.12, 2012.

D. Silver, T. Hubert, J. Schrittwieser, I. Antonoglou, M. Lai et al., Mastering chess and shogi by self-play with a general reinforcement learning algorithm, p.12, 2017.

K. Frans, J. Ho, X. Chen, P. Abbeel, and J. Schulman, Meta learning shared hierarchies, p.12, 2017.

T. Bansal and J. Pachocki, Szymon Sidor, Ilya Sutskever, and Igor Mordatch, p.12, 2017.

D. Paul-moeys, D. Neil, F. Corradi, E. Kerr, P. J. Vance et al., Pred18: Dataset and further experiments with davis event camera in predator-prey robot chasing, p.12, 2018.

D. Neil and S. C. Liu, Effective sensor fusion with event-based sensors and deep network architectures, 2016 IEEE International Symposium on Circuits and Systems (ISCAS), pp.2282-2285, 2012.

S. J. Thorpe, Speed of processing in the human visual system, Nature, vol.381, p.15, 1996.

S. J. Thorpe, Spike-based strategies for rapid processing, NEURAL NETWORKS, vol.14, p.15, 2001.

S. J. Thorpe, Spike-based image processing: Can we reproduce biological vision in hardware?, Computer Vision -ECCV 2012. Workshops and Demonstrations, vol.13, p.14, 2012.
URL : https://hal.archives-ouvertes.fr/hal-00742811

O. Bichler, D. Querlioz, S. J. Thorpe, J. Bourgoin, and C. Gamrat, Extraction of temporally correlated features from dynamic vision sensors with spike-timing-dependent plasticity, Neural Networks, vol.32, p.14, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00706681

, ASYNCHRONOUS EVENT-BASED SENSING AND PROCESSING

B. Rueckauer, I. Lungu, Y. Hu, M. Pfeiffer, and S. Liu, Conversion of continuousvalued deep networks to efficient event-driven networks for image classification, Frontiers in Neuroscience, vol.11, p.16, 2017.

V. Mandyam, A proposed mechanism for multiplication of neural signals, Biological Cybernetics, vol.21, issue.4, p.16, 1976.

C. Gasnier, Implémentation d'une transformée de Fourier sur une architecture Neuromorphique, p.16, 2011.

B. Rueckauer and S. C. Liu, Conversion of analog to spiking neural networks using sparse temporal coding, 2018 IEEE International Symposium on Circuits and Systems (ISCAS), p.16, 2018.

N. P. Jouppi, C. Young, N. Patil, D. A. Patterson, G. Agrawal et al.,

V. Tuttle, R. Vasudevan, W. Walter, E. Wang, D. H. Wilcox et al.,

D. Rossi, Pulp: A parallel ultra low power platform for next generation iot applications, 2015 IEEE Hot Chips 27 Symposium (HCS), p.17, 2015.

. Goodman, The brian simulator, Frontiers in Neuroscience, vol.3, issue.18, p.26, 2009.

J. Schemmel, A wafer-scale neuromorphic hardware system for large-scale neural modeling, Proceedings of 2010 IEEE International Symposium on Circuits and Systems, p.18, 2010.

S. B. Furber, F. Galluppi, S. Temple, and L. A. Plana, The spinnaker project, Proceedings of the IEEE, vol.102, issue.5, pp.652-665, 2014.

M. Davies, N. Srinivasa, T. Lin, G. Chinya, Y. Cao et al., , vol.2

.. .. Sparsity-advantage,

. .. Room-for-improvements,

, 5.4 Time Coding: issues and solutions

.. .. Safe-operations,

.. .. Result,

.. .. Références,

B. Bilel, Continuous real-world inputs can open up alternative accelerator designs, SIGARCH Comput. Archit. News, vol.41, issue.3, p.36, 2013.

A. Joubert, A robust and compact 65 nm lif analog neuron for computational purposes, 2011 IEEE 9th International New Circuits and systems conference, p.36, 2011.

Y. Cao, Y. Chen, and D. Khosla, Spiking deep convolutional neural networks for energy-efficient object recognition, International Journal of Computer Vision, vol.113, issue.1, p.36, 2015.

J. Anumula, D. Neil, T. Delbruck, and S. Liu, Feature representations for neuromorphic audio spike streams, Frontiers in Neuroscience, vol.12, issue.23, p.53, 2018.

U. Peter, G. Diehl, A. S. Zarrella, B. U. Cassidy, E. Pedroni et al., Conversion of artificial recurrent neural networks to spiking neural networks for lowpower neuromorphic hardware, vol.53, p.59, 2016.

P. U. Diehl, D. Neil, J. Binas, M. Cook, S. Liu et al., Fast-classifying, highaccuracy spiking deep networks through weight and threshold balancing, 2015 International Joint Conference on Neural Networks (IJCNN), pp.1-8, 1954.

J. Anumula, D. Neil, T. Delbruck, and S. Liu, Feature representations for neuromorphic audio spike streams, Frontiers in Neuroscience, vol.12, issue.23, p.64, 2018.

C. Posch, A qvga 143 db dynamic range frame-free pwm image sensor with lossless pixel-level video compression and time-domain cds, JSSC, p.64, 2011.

E. Beigne, F. Clermidy, H. Lhermet, S. Miermont, Y. Thonnart et al.,

H. Lebreton, An asynchronous power aware and adaptive noc based circuit, vol.44, p.64, 2009.

P. Vivet, Y. Thonnart, R. Lemaire, C. Santos, E. Beigne et al., A 4 x 4 x 2 homogeneous scalable 3d network-on-chip circuit with 326 mflit/s 0.66 pj/b robust and fault tolerant asynchronous 3d links, vol.52, p.64, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01447433

P. Merolla, J. Arthur, F. Akopyan, N. Imam, R. Manohar et al., A digital neurosynaptic core using embedded crossbar memory with 45pj per spike in 45nm, 2011 IEEE Custom Integrated Circuits Conference (CICC), p.67, 2011.

J. Schemmel, A wafer-scale neuromorphic hardware system for large-scale neural modeling, Proceedings of 2010 IEEE International Symposium on Circuits and Systems, p.67, 2010.

G. W. Burr, R. M. Shelby, C. Di-nolfo, J. W. Jang, R. S. Shenoy et al., Experimental demonstration and tolerancing of a large-scale neural network (165,000 synapses), using phase-change memory as the synaptic weight element, IEEE International Electron Devices Meeting, p.67, 2014.

J. Hasler and H. Marr, Finding a roadmap to achieve large neuromorphic hardware systems, Frontiers in Neuroscience, vol.7, p.67, 2013.

, PRECISE TIMING ARCHITECTURE IMPLEMENTATION

, Dynap-sel -a mixed-signal multi-core spiking chip for models of cortical computation implemented in advanced st 28nm fdsoi process

P. Vivet, E. Beigné, H. Lebreton, and N. Zergainoh, On Line Power Optimization of Data Flow Multi-core Architecture Based on Vdd-Hopping for Local DVFS, 20th IEEE International Workshop d Timing Modeling, Optimization and Simulation (PAT-MOS'10), p.81, 2010.
URL : https://hal.archives-ouvertes.fr/hal-01445862

. Preeti-ranjan-panda, Systemc: A modeling platform supporting multiple design abstractions, Proceedings of the 14th International Symposium on Systems Synthesis, ISSS '01, p.82, 2001.

A. Clouard, K. Jain, F. Ghenassia, L. Maillet-contoz, and J. Strassen, Using Transactional Level Models in a SoC Design Flow, pp.29-63

U. S. Springer and M. A. Boston, , vol.82, 2003.

A. Donlin, Transaction level modeling: Flows and use models, Proceedings of the 2Nd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS '04, p.82, 2004.

C. Koch-hofer and . Modeling, Validation and Presynthesis of Asynchronous Circuits in SystemC. Theses, Institut National Polytechnique de Grenoble -INPG, 2009.
URL : https://hal.archives-ouvertes.fr/tel-00388418

, Computer Systems: Architectures, Modeling, and Simulation, Third and Fourth International Workshops, Lecture Notes in Computer Science, vol.3133, p.83, 2003.

.. .. Test,

.. .. Discussion,

.. .. Références,

S. B. Furber, F. Galluppi, S. Temple, and L. A. Plana, The spinnaker project, Proceedings of the IEEE, vol.102, issue.5, p.103, 2014.

V. Pascal, On Line Power Optimization of Data Flow Multi-core Architecture Based on Vdd-Hopping for Local DVFS, vol.104, pp.94-104, 2011.

, Application of the Framework Sommaire 5.1 Introduction

.. .. Operator-concatenation,

.. .. Range,

N. .. , 119 5.3.1 Long Short Term Memory, Gated Recurrent Unit and Recurrent Neural Networks

.. .. Features,

.. .. Results,

.. .. Recurrence,

.. .. Références,

J. A. Pérez-carrasco, B. Zhao, C. Serrano, B. Acha, T. Serrano-gotarredona et al., Mapping from frame-driven to frame-free event-driven vision systems by low-rate rate coding and coincidence processing-application to feedforward convnets, IEEE Transactions on Pattern Analysis and Machine Intelligence, vol.35, issue.11, pp.2706-2719, 0109.

Y. Cao, Y. Chen, and D. Khosla, Spiking deep convolutional neural networks for energy-efficient object recognition, International Journal of Computer Vision, vol.113, issue.1, pp.54-66, 0109.

, APPLICATION OF THE FRAMEWORK, CHAPTER 5

E. Hunsberger and C. Eliasmith, Training spiking deep networks for neuromorphic hardware, p.109, 2016.

B. Rueckauer and S. C. Liu, Conversion of analog to spiking neural networks using sparse temporal coding, 2018 IEEE International Symposium on Circuits and Systems (ISCAS), vol.109, p.117, 2018.

L. Wan, Regularization of neural networks using dropconnect, Proceedings of the 30thInternational Conference on Machine Learning, pp.1058-1066, 2013.

J. Tobias-springenberg, Striving for simplicity: The all convolutional net. CoRR, abs/1412, vol.6806, p.109, 2014.

Y. Lecun, L. Bottou, Y. Bengio, and P. Haffner, Gradient-based learning applied to document recognition, Proceedings of the IEEE, vol.86, issue.11, p.110, 1998.

. Cea-list.-n2d2,

D. Neil and S. C. Liu, Minitaur, an event-driven fpga-based spiking network accelerator, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.22, pp.2621-2628, 0117.

J. Anumula, D. Neil, T. Delbruck, and S. Liu, Feature representations for neuromorphic audio spike streams, Frontiers in Neuroscience, vol.12, issue.23, p.128, 2018.

. Tidigits,

A. Graves, D. Eck, N. Beringer, and J. Schmidhuber, Isolated digit recognition with lstm recurrent networks, First International Workshop on Biologically Inspired Approaches to Advanced Information Technology, p.119, 2004.

, APPLICATION OF THE FRAMEWORK, CHAPTER 5

, N-tidigits18 dataset and instructions, pp.2018-2028

J. Chung, Ç. Gülçehre, K. Cho, and Y. Bengio, Empirical evaluation of gated recurrent neural networks on sequence modeling, p.120, 2014.

F. A. Gers, J. A. Schmidhuber, and F. A. Cummins, Learning to forget: Continual prediction with lstm, Neural Comput, vol.12, issue.10, pp.2451-2471, 0120.

D. Neil and S. C. Liu, Effective sensor fusion with event-based sensors and deep network architectures, 2016 IEEE International Symposium on Circuits and Systems (ISCAS), pp.2282-2285, 0124.

S. C. Liu, A. Van-schaik, B. A. Minch, and T. Delbruck, Asynchronous binaural spatial audition sensor with 2, t i mes,64, t i mes,4 channel output, IEEE Transactions on Biomedical Circuits and Systems, vol.8, issue.4, p.124, 2014.

U. Peter, G. Diehl, A. S. Zarrella, B. U. Cassidy, E. Pedroni et al., Conversion of artificial recurrent neural networks to spiking neural networks for lowpower neuromorphic hardware, p.129, 2016.

, Alexandre Valentian, David Bol and Edith Beigne, A.1 Conference papers 1. Impact of the AER-induced timing distortion on Spiking Neural Networks implementing DSP. Thomas Mesquida

, Architecture exploration of a fixed point computation unit using precise timing spiking neurons. Thomas Mesquida, Alexandre Valentian, David Bol and Edith Beigne, 27th International Symposium on Power and Timing Modeling, 2017.

, Artificial to Spiking Neural Network Conversion Using Precise Timing Framework and Event Driven Architecture. Thomas Mesquida, Matteo Causo, Alexandre Valentian, Gilles Sicard, Dominique Morche and Edith Beigne, 4th International Conference on Event-Based Control, Communication and Signal Processing, 2018.

, Maxence Bouvier, Alexandre Valentian, Thomas Mesquida, Francois Rummens, Marina Reyboz, Elisa Vianello, Edith Beigne, Spiking Neural Networks Hardware Implementations and Challenges: a Survey