, Standard CAD Tool-Based Method for Simulation of Laser-Induced Faults in Large-Scale Circuits 104 University of Montpellier

X. Xnor-exclusive and . Nor, Boolean-logic function

O. R. Xor-exclusive, Boolean-logic function

R. A. Viera, J. M. Dutertre, R. P. Bastos, and P. Maurine, Role of laserinduced ir drops in the occurrence of faults: Assessment and simulation, Euromicro Conference on Digital System Design (DSD), pp.252-259, 2017.
URL : https://hal.archives-ouvertes.fr/lirmm-01699776

R. A. Viera, P. Maurine, J. M. Dutertre, and R. P. Bastos, Importance of ir drops on the modeling of laser-induced transient faults, 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), pp.1-4, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01721087

R. A. Viera, R. Bastos, J. Dutertre, P. Maurine, and R. Iga-jadue, Method for evaluation of transient-fault detection techniques, Microelectronics Reliability, pp.68-74, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01721081

A. C. Raphael, J. Viera, P. Dutertre, R. P. Maurine, and . Bastos, Simulation and experimental demonstration of the importance of ir-drops during laser fault-injection, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018.

A. C. Raphael, J. Viera, P. Dutertre, R. P. Maurine, and . Bastos, Standard cad tool-based method for simulation of laser-induced faults in large-scale circuits, Proceedings of the 2018 International Symposium on Physical Design, ISPD '18, pp.160-167, 2018.

M. Agoyan, J. Dutertre, D. Naccache, B. Robisson, and A. Tria, When clocks fail: On critical paths and clock faults, CARDIS, 2010.
URL : https://hal.archives-ouvertes.fr/emse-00474337

R. Ahmadi and F. N. Najm, Timing analysis in presence of power supply and ground voltage variations, ICCAD-2003. International Conference on Computer Aided Design, pp.176-183, 2003.

A. H. Ajami, K. Banerjee, A. Mehrotra, and M. Pedram, Analysis of ir-drop scaling with implications for deep submicron p/g network designs, Fourth International Symposium on Quality Electronic Design, pp.35-40, 2003.

C. Alexander and M. Sadiku, Fundamentals of Electric Circuits, 2008.

R. Anderson and M. Kuhn, Tamper resistance -a cautionary note, PROCEEDINGS OF THE SECOND USENIX WORKSHOP ON ELEC-TRONIC COMMERCE, pp.1-11, 1996.

A. Andreou, A. Bogdanov, and E. Tischhauser, Cache timing attacks on recent microarchitectures, 2017 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp.155-155, 2017.

L. Anghel and M. Nicolaidis, Cost reduction and evaluation of a temporary faults detecting technique, Proceedings Design, Automation and Test in Europe Conference and Exhibition, pp.591-598, 2000.
URL : https://hal.archives-ouvertes.fr/hal-00013756

J. Balasch, D. Arumí, and S. Manich, Design and validation of a platform for electromagnetic fault injection, 2017 32nd Conference on Design of Circuits and Integrated Systems (DCIS), pp.1-6, 2017.

H. Bar-el, H. Choukri, D. Naccache, M. Tunstall, and . Whe,

C. Lan, The sorcerer's apprentice guide to fault attacks, Proceedings of the IEEE, vol.94, issue.2, pp.370-382, 2006.

A. Barenghi, L. Breveglieri, I. Koren, and D. Naccache, Fault injection attacks on cryptographic devices: Theory, practice, and countermeasures, Proceedings of the IEEE, vol.100, 2012.
URL : https://hal.archives-ouvertes.fr/hal-01110932

R. C. Baumann, Radiation-induced soft errors in advanced semiconductor technologies, IEEE Transactions on Device and Materials Reliability, vol.5, issue.3, pp.305-316, 2005.

P. Bayon, L. Bossuet, A. Aubert, V. Fischer, F. Poucheret et al., Contactless electromagnetic active attack on ring oscillator based true random number generator, Constructive Side-Channel Analysis and Secure Design, pp.151-166, 2012.
URL : https://hal.archives-ouvertes.fr/ujm-00699618

E. Biham and A. Shamir, Differential fault analysis of secret key cryptosystems, Advances in Cryptology -CRYPTO '97, pp.513-525, 1997.

J. Blömer and J. Seifert, Fault based cryptanalysis of the advanced encryption standard (aes), Financial Cryptography, pp.162-181, 2003.

D. Boneh, R. A. Demillo, and R. J. Lipton, On the importance of checking cryptographic protocols for faults, Advances in Cryptology -EUROCRYPT '97, pp.37-51, 1997.

A. Bosio and G. D. Natale, Lifting: A flexible open-source fault simulator, 17th Asian Test Symposium, pp.35-40, 2008.
URL : https://hal.archives-ouvertes.fr/lirmm-00343610

K. A. Bowman, J. W. Tschanz, N. S. Kim, J. C. Lee, C. B. Wilkerson et al., Energy-efficient and metastability-immune resilient circuits for dynamic variation tolerance, IEEE Journal of Solid-State Circuits, vol.44, issue.1, pp.49-63, 2009.

J. Breier, W. He, S. Bhasin, D. Jap, S. Chef et al., Extensive laser fault injection profiling of 65 nm fpga, Journal of Hardware and Systems Security, vol.1, issue.3, pp.237-251, 2017.

S. Buchner, F. Miller, V. Pouget, and D. Mcmorrow, Pulsedlaser testing for single-event effects investigations, IEEE Transactions on Nuclear Science, 2013.
URL : https://hal.archives-ouvertes.fr/hal-01633917

, CADENCE. Innovus implementation system. Software, https

, CADENCE. Spectre extensive partitioning simulator. Software, 2017.

, CADENCE. Voltus IC power integrity solution. Software, 2017.

G. Canivet, P. Maistri, R. Leveugle, J. Clédière, F. Valette et al., Glitch and laser fault attacks onto a secure aes implementation on a sram-based fpga, Journal of Cryptology, vol.24, pp.247-268, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00550051

H. Cha and J. Patel, A logic-level model for alpha;-particle hits in cmos circuits, Computer Design: VLSI in Computers and Processors, 1993. ICCD '93. Proceedings, pp.538-542, 1993.

H. Cha, E. M. Rudnick, J. H. Patel, R. K. Iyer, and G. S. Choi, A gate-level simulation environment for alpha-particle-induced transient faults, IEEE Transactions on Computers, vol.45, 1996.

H. H. Chen and D. D. Ling, Power supply noise analysis methodology for deep-submicron vlsi chip design, Proceedings of the 34th Design Automation Conference, pp.638-643, 1997.

H. T. Chen, C. C. Chang, and T. Hwang, Reconfigurable eco cells for timing closure and ir drop minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.18, pp.1686-1695, 2010.

F. Darracq, H. Lapuyade, N. Buard, F. Mounsi, B. Foucher et al., Backside seu laser testing for commercial off-the-shelf srams, IEEE Transactions on Nuclear Science, 2002.
URL : https://hal.archives-ouvertes.fr/hal-00204728

S. Das, C. Tokunaga, S. Pant, W. H. Ma, S. Kalaiselvan et al., Razorii: In situ error detection and correction for pvt and ser tolerance, IEEE Journal of Solid-State Circuits, vol.44, issue.1, pp.32-48, 2009.

A. Dehbaoui, J. Dutertre, B. Robisson, and A. Tria, Electromagnetic Transient Faults Injection on a hardware and software implementations of AES, FDTC 2012, p.7, 2012.
URL : https://hal.archives-ouvertes.fr/emse-00742639

J. Dhem, F. Koeune, P. Leroux, P. Mestré, J. Quisquater et al., A practical implementation of the timing attack, Smart Card Research and Applications, pp.167-182, 2000.

P. E. Dodd, M. R. Shaneyfelt, J. A. Felix, and J. R. Schwank, Production and propagation of single-event transients in high-speed digital logic ics, IEEE Transactions on Nuclear Science, vol.51, issue.6, pp.3278-3284, 2004.

A. Douin, V. Pouget, D. Lewis, P. Fouillat, and P. Perdu, Electrical modeling for laser testing with different pulse durations, 11th IEEE IOLTS, pp.9-13, 2005.
URL : https://hal.archives-ouvertes.fr/hal-00397739

J. Dutertre, R. Bastos, O. Potin, M. Flottes, B. Rouzeyre et al., Improving the ability of Bulk Built-In Current Sensors to detect Single Event Effects by using triple-well CMOS, Microelectronics Reliability, vol.54, pp.2289-2294, 2014.
URL : https://hal.archives-ouvertes.fr/emse-01094805

E. W. Enlow and D. R. Alexander, Photocurrent modeling of modern microcircuit pn junctions, IEEE Transactions on Nuclear Science, vol.35, issue.6, pp.1467-1474, 1988.

V. Ferlet-cavrois, P. Paillet, M. Gaillardin, D. Lambert, J. Baggio et al., Statistical analysis of the charge collected in soi and bulk devices under heavy lon and proton irradiation mdash;implications for digital sets, IEEE Transactions on Nuclear Science, vol.53, issue.6, pp.3242-3252, 2006.

Z. E. Fleetwood, N. E. Lourenco, A. Ildefonso, J. H. Warner, M. T. Wachter et al., Using tcad modeling to compare heavy-ion and laserinduced single event transients in sige hbts, IEEE Transactions on Nuclear Science, vol.64, issue.1, pp.398-405, 2017.

C. Godlewski, V. Pouget, D. Lewis, and M. Lisart, Electrical modeling of the effect of beam profile for pulsed laser fault injection. Microelectronics Reliability, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00669736

W. Goh, K. Yeo, S. Lazuardi, W. Peng, K. Leong et al., Latchup characterization of 0.18-micron sti cobalt silicided test structures, Microelectronics Journal, vol.32, pp.725-731, 2001.

G. S. Greenstein and J. H. Patel, E-proofs: A cmos bridging fault simulator, IEEE/ACM ICCAD, pp.268-271, 1992.

L. A. Guimarães, R. P. Bastos, T. F. De-paiva-leite, and L. Fes-quet, Simple tri-state logic trojans able to upset properties of ring oscillators, 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS), pp.1-6, 2016.

D. H. Habing, The use of lasers to simulate radiation-induced transients in semiconductor devices and circuits, IEEE Transactions on Nuclear Science, vol.12, pp.91-100, 1965.

A. Hajimiri, S. Limotyrakis, and T. H. Lee, Jitter and phase noise in ring oscillators, IEEE Journal of Solid-State Circuits, vol.34, p.6, 1999.

L. Heriveaux, J. Clediere, and S. Anceau, Electrical modeling of the effect of photoelectric laser fault injection on bulk cmos design, 39th ISTFA ASM, 2013.

F. Herzel and B. Razavi, A study of oscillator jitter due to supply and substrate noise, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.46, issue.1, pp.56-62, 1999.

C. M. Hsieh, P. C. Murley, and R. R. Brien, A field-funneling effect on the collection of alpha-particle-generated carriers in silicon devices, IEEE Electron Device Letters, vol.2, issue.4, pp.103-105, 1981.

C. Hsieh, P. C. Murley, and R. R. Brien, Collection of charge from alpha-particle tracks in silicon devices, IEEE Transactions on Electron Devices, vol.30, issue.6, pp.686-693, 1983.

H. M. Huang, Y. Lin, and C. H. Wen, Fast-yet-accurate variationaware current and voltage modelling of radiation-induced transient fault, 2016.

G. Hubert, R. Velazco, and P. Peronnard, A generic platform for remote accelerated tests and high altitude seu experiments on advanced ics: Correlation with musca sep3 calculations, 15th IEEE International On-Line Testing Symposium, pp.180-180, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00472089

I. Hayashi, Y. Homma, N. Sugawara, T. Mizuki, T. Aoki et al., Non-invasive emi-based fault injection attack against cryptographic modules, 2011 IEEE International Symposium on Electromagnetic Compatibility, pp.763-767, 2011.

Z. H. Jiang and Y. Fei, A novel cache bank timing attack, 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp.139-146, 2017.

A. H. Johnston, Charge generation and collection in p-n junctions excited with pulsed infrared lasers, IEEE Trans. Nucl. Sci, 1993.
DOI : 10.1109/23.273491

A. G. Jordan and A. G. Milnes, Photoeffect on diffused p-n junctions with integral field gradients, IRE Transactions on Electron Devices, vol.7, issue.4, pp.242-251, 1960.
DOI : 10.1109/t-ed.1960.14688

T. Karnik and P. Hazucha, Characterization of soft errors caused by single event upsets in cmos processes. Dependable and Secure Computing, IEEE Transactions on, vol.1, issue.2, pp.128-143, 2004.

J. Kelsey, B. Schneier, D. Wagner, and C. Hall, Side channel cryptanalysis of product ciphers, Computer Security -ESORICS 98, pp.97-110, 1998.
DOI : 10.3233/jcs-2000-82-304

C. H. Kim and J. Quisquater, Faults, injection methods, and fault attacks. Design Test of Computers, IEEE, vol.24, pp.544-545, 2007.
DOI : 10.1109/mdt.2007.186

C. H. Kim and J. J. Quisquater, Faults, injection methods, and fault attacks, IEEE Design Test of Computers, vol.24, pp.544-545, 2007.
DOI : 10.1109/mdt.2007.186

P. C. Kocher, Timing attacks on implementations of diffie-hellman, rsa, dss, and other systems, Advances in Cryptology -CRYPTO '96, pp.104-113, 1996.

P. C. Kocher, J. Jaffe, and B. Jun, Differential power analysis, Proceedings of the 19th Annual International Cryptology Conference on Advances in Cryptology, pp.388-397, 1999.

O. Kömmerling and M. G. Kuhn, Design principles for tamperresistant smartcard processors, Proceedings of the USENIX WOST, pp.2-2, 1999.

A. Krakovinsky, M. Bocquet, R. Wacquez, J. Coignus, and J. M. Portal, Thermal laser attack and high temperature heating on hfo2-based oxram cells, 2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS), pp.85-89, 2017.
DOI : 10.1109/iolts.2017.8046202
URL : https://hal.archives-ouvertes.fr/hal-01737925

M. Lecomte, J. J. Fournier, and P. Maurine, Thoroughly analyzing the use of ring oscillators for on-chip hardware trojan detection, ReConFig, pp.1-6, 2015.
URL : https://hal.archives-ouvertes.fr/lirmm-01354318

R. Llido, A. Sarafianos, O. Gagliano, V. Serradeil, V. Goubier et al., Characterization and tcad simulation of 90 nm technology transistors under continous photoelectric laser stimulation for failure analysis improvement, 19th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, 2012.

F. Lu, G. D. Natale, M. L. Flottes, and B. Rouzeyre, Laserinduced fault simulation, Euromicro Conference on Digital System Design, 2013.
URL : https://hal.archives-ouvertes.fr/lirmm-01430807

F. Lu, G. D. Natale, M. L. Flottes, B. Rouzeyre, and G. Hubert, Layout-aware laser fault injection simulation and modeling: From physical level to gate level, 9th IEEE International Conference on Design Technology of Integrated Systems in Nanoscale Era (DTIS), 2014.
DOI : 10.1109/dtis.2014.6850665
URL : https://hal.archives-ouvertes.fr/lirmm-01119592

P. Maistri, R. Leveugle, L. Bossuet, A. Aubert, V. Fischer et al.,

M. Art, Electromagnetic analysis and fault injection onto secure circuits, 22nd International Conference on Very Large Scale Integration, pp.1-6, 2014.

. Marc, J. Schmidt, and M. Hutter, Optical and em fault-attacks on crt-based rsa: Concrete results, 2007.

P. Maurine, Techniques for em fault injection: Equipments and experimental results, Workshop on Fault Diagnosis and Tolerance in Cryptography, pp.3-4, 2012.
DOI : 10.1109/fdtc.2012.21
URL : https://hal.archives-ouvertes.fr/lirmm-00761778

P. Maurine, K. Tobich, T. Ordas, and P. Y. Liardet, Yet Another Fault Injection Technique : by Forward Body Biasing Injection, YACC'2012: Yet Another Conference on Cryptography, 2012.
URL : https://hal.archives-ouvertes.fr/lirmm-00762035

T. C. May and M. H. Woods, A new physical mechanism for soft errors in dynamic memories, 16th International Reliability Physics Symposium, pp.33-40, 1978.

T. C. May and M. H. Woods, Alpha-particle-induced soft errors in dynamic memories, IEEE Transactions on Electron Devices, 1979.

J. A. Mcneill, Jitter in ring oscillators, IEEE Journal of Solid-State Circuits, vol.32, issue.6, pp.870-879, 1997.

X. Meng, Decoupling capacitor design issues in 90 nm cmos. msc thesis, university of british columbia

G. C. Messenger, Collection of charge on junction nodes from ion tracks, IEEE Transactions on Nuclear Science, 1982.

T. S. Messerges, E. A. Dabbish, and R. H. Sloan, Investigations of power analysis attacks on smartcards, Proceedings of the USENIX Workshop on Smartcard Technology on USENIX Workshop on Smartcard Technology, pp.17-17, 1999.

W. Meyer and R. Camposano, Active timing multilevel faultsimulation with switch-level accuracy, IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems, vol.14, issue.10, 1995.
DOI : 10.1109/43.466340

R. Morrison and . Electronics, , p.240, 2007.

S. Mukherjee, Architecture Design for Soft Errors, 2008.

E. Neto, I. Ribeiro, M. Vieira, G. Wirth, and F. Kastensmidt, Using bulk built-in current sensors to detect soft errors. Micro, IEEE, vol.26, pp.10-18, 2006.

M. Nicolaidis, Time redundancy based soft-error tolerance to rescue nanometer technologies, Proceedings. 17th IEEE, pp.86-94, 1999.
DOI : 10.1109/vtest.1999.766651
URL : https://hal.archives-ouvertes.fr/hal-00013764

Y. Okazaki, T. Kobayashi, S. Konaka, T. Morimoto, M. Taka-hashi et al., Characteristics of a new isolated p-well structure using thin epitaxy over the buried layer and trench isolation, IEEE Transactions on Electron Devices, vol.39, pp.2758-2764, 1992.

D. J. Palframan, N. S. Kim, and M. H. Lipasti, Time redundant parity for low-cost transient error detection, Design, Automation Test, pp.1-6, 2011.
DOI : 10.1109/date.2011.5763017
URL : http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.654.7467&rep=rep1&type=pdf

A. Papadimitriou, D. Hely, V. Beroulle, P. Maistri, and R. Leveugle, A multiple fault injection methodology based on cone partitioning towards rtl modeling of laser attacks, 2014 Design, Automation Test in Europe Conference Exhibition (DATE), pp.1-4, 2014.
URL : https://hal.archives-ouvertes.fr/hal-00981848

K. Peng, Y. Huang, R. Guo, W. Cheng, and M. Tehranipoor, Emulating and diagnosing ir-drop by using dynamic sdf, 15th ASP-DAC, pp.511-516, 2010.

. Possamai, R. Bastos, G. Di-natale, M. Flottes, F. Lu et al., A new recovery scheme against short-to-long duration transient faults in combinational logic, Journal of Electronic Testing, vol.29, issue.3, pp.331-340, 2013.
URL : https://hal.archives-ouvertes.fr/lirmm-00838389

. Possamai, R. Bastos, F. Sill-torres, J. Dutertre, M. Flottes et al., A single built-in sensor to check pull-up and pull-down cmos networks against transient faults, Power and Timing Modeling, Optimization and Simulation (PATMOS), pp.157-163, 2013.
URL : https://hal.archives-ouvertes.fr/lirmm-00968621

V. Pouget, H. Lapuyade, D. Lewis, Y. Deval, P. Fouillat et al., Spice modeling of the transient response of irradiated mosfets, Fifth European Conference on Radiation and Its Effects on Components and Systems. RADECS 99, pp.69-74, 1999.
URL : https://hal.archives-ouvertes.fr/hal-00184305

S. I. Power, Em/ir, thermal reliability and power integrity, Website, 2018.

A. Redhawk, Power integrity and reliability analysis, 2018.

C. Roscian, J. Dutertre, and A. Tria, Frontside laser fault injection on cryptosystems -application to the aes' last round, 2013 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), pp.119-124, 2013.
DOI : 10.1109/hst.2013.6581576
URL : https://hal.archives-ouvertes.fr/emse-01109128

C. Roscian, A. Sarafianos, J. M. Dutertre, and A. Tria, Fault model analysis of laser-induced faults in sram memory cells, FDTC, 2013 Workshop on, pp.89-98, 2013.
URL : https://hal.archives-ouvertes.fr/emse-01109133

D. Rossi, M. Omana, and C. Metra, Transient fault and soft error on-die monitoring scheme, Defect and Fault Tolerance in VLSI Systems (DFT), pp.391-398, 2010.

J. Rubinstein, P. Penfield, and M. A. Horowitz, Signal delay in rc tree networks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.2, issue.3, pp.202-211, 1983.

M. B. Santos and J. P. Teixeira, Defect-oriented mixed-level fault simulation of digital systems-on-a-chip using hdl, DATE Conference and Exhibition, 1999.

A. Sarafianos, O. Gagliano, V. Serradeil, M. Lisart, J. M. Dutertre et al., Building the electrical model of the pulsed photoelectric laser stimulation of an nmos transistor in 90nm technology, IRPS, 2013.
URL : https://hal.archives-ouvertes.fr/emse-01109124

J. M. Schmidt, M. Hutter, and T. Plos, Optical fault attacks on aes: A threat in violet, Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC), pp.13-22, 2009.

F. Sellers, M. Xiao, and L. Bearnson, Error detecting logic for digital computers, 1968.

K. L. Shepard and V. Narayanan, Noise in deep submicron digital design, Proceedings of International Conference on Computer Aided Design, pp.524-531, 1996.

, SILVACO. 2d silicon device simulator. Software

A. Simionovski and G. Wirth, Simulation evaluation of an implemented set of complementary bulk built-in current sensors with dynamic storage cell, IEEE Transactions on Device and Materials Reliability, vol.14, issue.1, pp.255-261, 2014.

S. Skorobogatov, Optical fault masking attacks, Workshop on Fault Diagnosis and Tolerance in Cryptography, pp.23-29, 2010.
DOI : 10.1109/fdtc.2010.18

S. Skorobogatov and C. Woods, In the blink of an eye: There goes your aes key. Cryptology ePrint Archive, 2012.

S. P. Skorobogatov and R. J. Anderson, Optical fault induction attacks, 4th International Workshop on Cryptographic Hardware and Embedded Systems, pp.2-12, 2002.
DOI : 10.1007/3-540-36400-5_2
URL : https://link.springer.com/content/pdf/10.1007%2F3-540-36400-5_2.pdf

R. Spreitzer, V. Moonsamy, T. Korak, and S. Mangard, Systematic classification of side-channel attacks: A case study for mobile devices, IEEE Communications Surveys Tutorials, vol.20, issue.1, pp.465-488, 2018.

, STMICROELECTRONICS. Stmicroelectronics -life.augmented. Website, 2018.

D. Stringfellow, J. Pedicone, and S. Services, Decoupling capacitance estimation, implementation, and verification: A practical approach for deep submicron socs, 2007.

Y. Tao and S. K. Lim, Decoupling capacitor planning with analytical delay model on rlc power grid, 2009 Design, Automation Test in Europe Conference Exhibition, pp.839-844, 2009.

M. Tehranipoor and K. M. Butler, Guest editors' introduction: Ir drop in very deep-submicron designs, IEEE Design Test of Computers, vol.24, pp.214-215, 2007.
DOI : 10.1109/mdt.2007.72

. Tiempo, . Tiempo-secure, and . Website, , 2018.

J. G. Van-woudenberg, M. F. Witteman, and F. Menarini, Practical optical fault injection on secure microcontrollers, Workshop on Fault Diagnosis and Tolerance in Cryptography, pp.91-99, 2011.

R. A. Viera, J. M. Dutertre, R. P. Bastos, and P. Maurine, Role of laser-induced ir drops in the occurrence of faults: Assessment and simulation, Euromicro Conference on Digital System Design (DSD, pp.252-259, 2017.
URL : https://hal.archives-ouvertes.fr/lirmm-01699776

F. Wang and V. D. Agrawal, Single event upset: An embedded tutorial, 21st International Conference on VLSI Design, 2008.

W. Wang, Y. Yu, F. X. Standaert, J. Liu, Z. Guo et al., Ridge-based dpa: Improvement of differential power analysis for nanoscale chips, IEEE Transactions on Information Forensics and Security, vol.13, pp.1301-1316, 2018.

X. Wang and D. Su, On-chip emi monitoring for integrated circuits of 55nm and below technologies, General Assembly and Scientific Symposium (URSI GASS), pp.1-4, 2014.

J. L. Wirth and S. C. Rogers, The transient response of transistors and diodes to ionizing radiation, IEEE Transactions on Nuclear Science, vol.11, 1964.

, XILINX. Ml501 evaluation platform. Software, 2018.

. Xilinx, Planahead design and analysis tool, 2018.

, XILINX. Virtex-5 overview. Software

S. Zhao and K. Roy, Estimation of switching noise on power supply lines in deep sub-micron cmos circuits, Thirteenth International Conference on, pp.168-173, 2000.