Exploring the advantages of carbon nanotubes field effect transistors for adiabatic logic, 2018. ,
Investigating power-clock network of adiabatic circuits, 2018. ,
3D ICs: An opportunity for fully-integrated, dense and efficient power supplies, 2016 International 3D Systems Integration Conference (3DIC), 2016. ,
URL : https://hal.archives-ouvertes.fr/hal-01217670
Effect of CMOS Technology Scaling on Fully-Integrated Power Supply Efficiency, CIPS 2016; 9th International Conference on Integrated Power Electronics Systems, pp.1-5, 2016. ,
URL : https://hal.archives-ouvertes.fr/hal-01348477
Analyzing power-clock network parasitic on adiabatic logic, 2016 Workshop on Integrated Power Conversion and Power Management (PwrSoC), 2016. APPENDIX B. AUTHOR PUBLICATIONS ,
Investigation of the power-clock network impact on adiabatic logic, 2016 IEEE 20th Workshop on Signal and Power Integrity (SPI), pp.1-4, 2016. ,
URL : https://hal.archives-ouvertes.fr/hal-01348476
Synchronised 4-phase resonant power clock supply for energy efficient adiabatic logic, 2017 IEEE International Conference on Rebooting Computing (ICRC), pp.1-6, 2017. ,
URL : https://hal.archives-ouvertes.fr/lirmm-01768831
Impact of the powerclock network on adiabatic logic, Colloque 2016 du groupe de recherche System on Chip -System in Package (SOC-SIP), 2016. ,
URL : https://hal.archives-ouvertes.fr/hal-01348476
4-phase resonant power-clock supply for adiabatic logic, Colloque 2017 du groupe de recherche System On Chip, Systèmes Embarqués et Objets Connectés -System in Package, 2017. ,
URL : https://hal.archives-ouvertes.fr/lirmm-01800297
A review of adiabatic computing, IEEE Symposium, pp.94-97, 1994. ,
On global electricity usage of communication technology: Trends to 2030, Challenges, vol.6, issue.1, pp.117-157, 2015. ,
The free lunch is over: A fundamental turn toward concurrency in software, vol.30, 2005. ,
,
Carbon nanotube electronics, Proceedings of the IEEE, vol.91, p.99, 2003. ,
,
,
A compact virtual-source model for carbon nanotube fets in the sub-10-nm regime-part i: Intrinsic elements, IEEE Transactions on Electron Devices, vol.62, pp.3061-3069, 2015. ,
Cramming more components onto integrated circuits, Electronics, vol.38, 1965. ,
, 60 years of integrated circuits, Nature Electronics, vol.1, p.483, 2018.
The high-k solution, IEEE Spectrum, vol.44, pp.29-35, 2007. ,
A logic nanotechnology featuring strainedsilicon, IEEE Electron Device Letters, vol.25, pp.191-193, 2004. ,
The end of moore's law, Computing in Science and Engineering, vol.19, pp.4-6, 2017. ,
Electronics: 3d integration advances computing, Nature, vol.547, pp.38-40, 2017. ,
Overview of emerging nonvolatile memory technologies, Nanoscale Research Letters, vol.9, p.526, 2014. ,
The era of hyper-scaling in electronics, Nature Electronics, vol.1, pp.442-450, 2018. ,
Cmos scaling for the 22nm node and beyond: Device physics and technology, Proceedings of 2011 International Symposium on VLSI Technology, Systems and Applications, pp.1-2, 2011. ,
28nm fdsoi technology platform for high-speed low-voltage digital applications, 2012 Symposium on VLSI Technology (VLSIT), pp.133-134, 2012. ,
Review of finfet technology, 2009 IEEE International SOI Conference, pp.1-4, 2009. ,
Finfet scaling to 10 nm gate length, Digest. International Electron Devices Meeting, pp.251-254, 2002. ,
Non-quasi-static small-signal modeling and analytical parameter extraction of soi finfets, IEEE Transactions on Nanotechnology, vol.5, pp.205-210, 2006. ,
Ultimate device scaling: Intrinsic performance comparisons of carbon-based, ingaas, and si field-effect transistors for 5 nm gate length, 2011 International Electron Devices Meeting, 2011. ,
Noniterative compact modeling for intrinsic carbon-nanotube fets: Quantum capacitance and ballistic transport, vol.58, pp.2456-2465, 2011. ,
Realizing and and or functions with single vertical-slit field-effect transistor, IEEE Electron Device Letters, vol.33, pp.152-154, 2012. ,
Vertical slit field effect transistor in ultralow power applications, Thirteenth International Symposium on Quality Electronic Design (ISQED), pp.384-390, 2012. ,
Body-biased operation for improved mem relay energy efficiency, 2015 Fourth Berkeley Symposium on Energy Efficient Electronic Systems (E3S), pp.1-3, 2015. ,
Hybrid cmos/beol-nems technology for ultra-low-power ic applications, 2014 IEEE International Electron Devices Meeting, 2014. ,
Novel high-capacitance-ratio mems switch: Design, analysis and performance verification, vol.9, p.390, 2018. ,
Stable sram cell design for the 32 nm node and beyond, Digest of Technical Papers. 2005 Symposium on VLSI Technology, pp.128-129, 2005. ,
Design of a cntfet-based sram cell by dual-chirality selection, IEEE Transactions on Nanotechnology, vol.9, pp.30-37, 2010. ,
6t sram design for wide voltage range in 28nm fdsoi, 2012 IEEE International SOI Conference (SOI), pp.1-2, 2012. ,
Full copper wiring in a sub-0.25 /spl mu/m cmos ulsi technology, International Electron Devices Meeting. IEDM Technical Digest, pp.773-776, 1997. ,
Physical description and analysis of doped carbon nanotube interconnects, 2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), pp.250-255, 2016. ,
URL : https://hal.archives-ouvertes.fr/lirmm-01457338
A survey on optical interconnects for data centers, IEEE Communications Surveys Tutorials, vol.14, pp.1021-1036, 2012. ,
Overcoming the limitations of von neumann architecture in big data systems, 2017 7th International Conference on Cloud Computing, pp.199-203, 2017. ,
Digital optical computing, Proceedings of the IEEE, vol.72, pp.758-779, 1984. ,
High contrast all-optical xor gate with t-shaped photonic crystal waveguide using phase based interference, 2017 Fourteenth International Conference on Wireless and Optical Communications Networks (WOCN), pp.1-3, 2017. ,
Advanced schemes for all-optical computing, optical error correction, and optical signal processing, 2015 17th International Conference on Transparent Optical Networks (ICTON), pp.1-6, 2015. ,
Neuromorphic electronic systems, Proceedings of the IEEE, vol.78, pp.1629-1636, 1990. ,
Novel ferroelectric fet based synapse for neuromorphic systems, 2017 Symposium on VLSI Technology, pp.176-177, 2017. ,
Neurogrid: A mixedanalog-digital multichip system for large-scale neural simulations, Proceedings of the IEEE, vol.102, pp.699-716, 2014. ,
A biological-realtime neuromorphic system in 28 nm cmos using lowleakage switched capacitor circuits, IEEE Transactions on Biomedical Circuits and Systems, vol.10, pp.243-254, 2016. ,
Adder and multiplier design in quantum-dot cellular automata, IEEE Transactions on Computers, vol.58, pp.721-727, 2009. ,
A device architecture for computing with quantum dots, Proceedings of the IEEE, vol.85, pp.541-557, 1997. ,
Evolution in quantum computing, 2016 International Conference System Modeling Advancement in Research Trends (SMART), pp.267-270, 2016. ,
Five experimental tests on the 5-qubit ibm quantum computer, Journal of Applied Mathematics and Physics, vol.06, 2017. ,
Approximate computing: An emerging paradigm for energy-efficient design, 2013 18th IEEE European Test Symposium (ETS), pp.1-6, 2013. ,
Stochastic neural computation. i. computational elements, IEEE Transactions on Computers, vol.50, pp.891-905, 2001. ,
Energy-efficient computing with probabilistic magnetic bits-performance modeling and comparison against probabilistic cmos logic, IEEE Transactions on Magnetics, vol.53, pp.1-10, 2017. ,
A dynamic voltage scaled microprocessor system, IEEE Journal of Solid-State Circuits, vol.35, pp.1571-1580, 2000. ,
An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget, 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06), pp.347-358, 2006. ,
Robust ultra-low power sub-threshold dtmos logic, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514), pp.25-30, 2000. ,
Digital subthreshold logic design -motivation and challenges, 2008 IEEE 25th Convention of Electrical and Electronics Engineers in Israel, pp.702-706, 2008. ,
Ultra-low-energy adiabatic dynamic logic circuits using nanoelectromechanical switches, 2015 IEEE International Symposium on Circuits and Systems (ISCAS), pp.2596-2599, 2015. ,
Contactless four-terminal mems variable capacitor for capacitive adiabatic logic, vol.27, 2018. ,
URL : https://hal.archives-ouvertes.fr/hal-01826227
Hierarchical analysis of power distribution networks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.21, pp.159-168, 2002. ,
Optimal charging of capacitors, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol.47, issue.7, pp.1009-1016, 2000. ,
Performance envelope of adiabatic logic circuits based on electrostatic NEM switches, 2013 IEEE Faible Tension Faible Consommation (FTFC), pp.1-4, 2013. ,
Design of basic gates using ecrl and pfal, 2013 International Conference on Advances in Computing, Communications and Informatics (ICACCI), pp.580-585, 2013. ,
Ultralow-power adiabatic circuit semi-custom design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.12, pp.1248-1253, 2004. ,
Energy-saving design technique achieved by latched pass-transistor adiabatic logic, IEEE International Symposium on Circuits and Systems, vol.5, pp.20-22, 2005. ,
Two phase clocked adiabatic static cmos logic and its logic family, vol.10, 2010. ,
Pass-transistor adiabatic logic using single power-clock supply, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.44, pp.842-846, 1997. ,
Establishing moore's law, vol.28, pp.62-75, 2006. ,
An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget, 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06), pp.347-358, 2006. ,
Power grid analysis based on a macro circuit model, 2010 IEEE 26th Convention of Electrical and Electronics Engineers in Israel (IEEEI), pp.708-000712, 2010. ,
PowerPack: Energy Profiling and Analysis of High-Performance Systems and Applications, IEEE Transactions on Parallel and Distributed Systems, vol.21, issue.5, pp.658-671, 2010. ,
A Low-Power Multiphase Circuit Technique, IEEE Journal of SolidState Circuits, vol.2, issue.4, pp.213-220, 1967. ,
,
A clock distribution network for microprocessors, IEEE Journal of Solid-State Circuits, vol.36, pp.792-799, 2001. ,
Power Delivery for Multicore Systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.19, issue.12, pp.2243-2255, 2011. ,
URL : https://hal.archives-ouvertes.fr/lirmm-01248575
Parallel multigrid preconditioning on graphics processing units (GPUs) for robust power grid analysis, 2010 47th ACM/IEEE Design Automation Conference (DAC), pp.661-666, 2010. ,
Power Management of Multicore Multiple Voltage Embedded Systems by Task Scheduling, 2007 International Conference on Parallel Processing Workshops (ICPPW 2007), pp.34-34, 2007. ,
Power delivery network impedance characterization for high speed i/o interfaces using prbs transmissions, IEEE Electromagnetic Compatibility Magazine, vol.7, pp.87-91, 2018. ,
A Mini-MIPS microprocessor for adiabatic computing, 2016 IEEE International Conference on Rebooting Computing (ICRC), pp.1-7, 2016. ,
Analytical Models of High-Speed RLC Interconnect Delay for Complex and Real Poles, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.25, pp.1831-1841, 2017. ,
Modeling of interconnect capacitance, delay, and crosstalk in vlsi, vol.13, pp.108-111, 2000. ,
Integrated power clock generators for low energy logic, 26th Annual IEEE Power Electronics Specialists Conference, 1995. PESC '95 Record, vol.1, pp.61-67, 1995. ,
Energy efficiency of 2-step charging powerclock for adiabatic logic, 2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), p.61, 2016. ,
Adiabatic charging without inductors, 1994. ,
Adiabatic charging of capacitors by switched capacitor converters with multiple target voltages, pp.1-4, 2012. ,
Resonant-Clock Latch-Based Design, IEEE Journal of Solid-State Circuits, vol.43, pp.864-873, 2008. ,
Short-channel effect in fully depleted soi mosfets, IEEE Transactions on Electron Devices, vol.36, pp.399-402, 1989. ,
Three-dimensional integration of nanotechnologies for computing and data storage on a single chip, vol.547, pp.74-78, 2017. ,
High-speed logic integrated circuits with solutionprocessed self-assembled carbon nanotubes, vol.12, 2017. ,
Carbon nanotubes as schottky barrier transistors, vol.89, p.100, 2002. ,
High-performance n-type carbon nanotube field-effect transistors with estimated sub-10-ps gate delay, vol.92, pp.133117-133117, 2008. ,
A compact virtual-source model for carbon nanotube fets in the sub-10-nm regime-part ii: Extrinsic elements, performance assessment, and design optimization, IEEE Transactions on Electron Devices, vol.62, pp.3070-3078, 2015. ,
Macroelectronic integrated circuits using highperformance separated carbon nanotube thin-film transistors, ACS Nano, vol.4, issue.12, pp.7123-7132, 2010. ,
Energy delay product, 2013. ,