Towards Hardware Synthesis of a Flexible Radio from a High-Level Language

Abstract : Software defined radio (SDR) is a promising technology to tackle flexibility requirements of new generations of communication standards. It can be easily reprogrammed at a software level to implement different waveforms. When relying on a software-based technology such as microprocessors, this approach is clearly flexible and quite easy to design. However, it usually provides low computing capability and therefore low throughput performance. To tackle this issue, FPGA technology turns out to be a good alternative for implementing SDRs. Indeed, FPGAs have both high computing power and reconfiguration capacity. Thus, including FPGAs into the SDR concept may allow to support more waveforms with more strict requirements than a processor-based approach. However, main drawbacks of FPGA design are the level of the input description language that basically needs to be the hardware level, and, the reconfiguration time that may exceed run-time requirements if the complete FPGA is reconfigured. To overcome these issues, this PhD thesis proposes a design methodology that leverages both high-level synthesis tools and dynamic reconfiguration. The proposed methodology is a guideline to completely build a flexible radio for FPGA-based SDR, which can be reconfigured at run-time.
Complete list of metadatas

https://hal.inria.fr/tel-01942187
Contributor : Emmanuel Casseau <>
Submitted on : Wednesday, December 5, 2018 - 8:48:02 AM
Last modification on : Friday, September 13, 2019 - 9:49:43 AM
Long-term archiving on: Wednesday, March 6, 2019 - 12:28:33 PM

File

MT_Tran_PhD_report_2018_12.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : tel-01942187, version 1

Citation

Mai-Thanh Tran. Towards Hardware Synthesis of a Flexible Radio from a High-Level Language. Computer Science [cs]. Université de Rennes 1 [UR1], 2018. English. ⟨tel-01942187⟩

Share

Metrics

Record views

141

Files downloads

253