Méthodologie d'identification et d'évitement des cycles de gel du processeur pour l'optimisation de la performance du logiciel sur le matériel

Abstract : One of microelectronics purposes is to design and manufacture small-sized, low-cost SoCs targeting markets such as the Internet of Things. With fixed hardware on which there is no possible flexibility, one of the challenges for an embedded software developer is to write his program so that, at runtime, the software developed can make the best use of these SoC capabilities. However, these programs do not always properly use the available SoC processing capabilities. Software performance estimation and optimization is then a crucial activity. At runtime, these programs are very often victims of processor data stall cycles. There are several approaches to avoiding these processor data stall cycles. For example, using the appropriate compilation options to generate the best executable code. However, the compilers have only an abstract knowledge (as analytical formulas) of the hardware architecture on which the software will be executed. Another way of solving this issue is to use Out-Of- Order processors. But these processors are very expensive in terms of manufacturing cost because they require a large silicon surface for the implementation of the Out-Of-Order mechanism. In this thesis, we propose an iterative methodology based on cycle accurate virtual platforms, which helps identifying precisely instructions of the program which are responsible of the generation of processor data stall cycles. The goal is to provide the developer with clues on the source code lignes of his program’s in high level language (C/C++ typically) which are responsible of these stalls. For each instructions, we provide their contribution to lengthening of the total program execution time. Finally, we estimate the maximum potential gain that can be achieved if all identified stall cycles are avoided by manually inserting software preloading instructions into the source code of the program to optimize.
Document type :
Theses
Complete list of metadatas

Cited literature [31 references]  Display  Hide  Download

https://tel.archives-ouvertes.fr/tel-01903113
Contributor : Abes Star <>
Submitted on : Wednesday, October 24, 2018 - 10:11:06 AM
Last modification on : Friday, October 26, 2018 - 1:04:26 AM
Long-term archiving on : Friday, January 25, 2019 - 1:24:13 PM

File

NJOYAH_NTAFAM_2018_archivage.p...
Version validated by the jury (STAR)

Identifiers

  • HAL Id : tel-01903113, version 1

Collections

STAR | TIMA | UGA

Citation

Perrin Njoyah Ntafam. Méthodologie d'identification et d'évitement des cycles de gel du processeur pour l'optimisation de la performance du logiciel sur le matériel. Architectures Matérielles [cs.AR]. Université Grenoble Alpes, 2018. Français. ⟨NNT : 2018GREAM021⟩. ⟨tel-01903113⟩

Share

Metrics

Record views

132

Files downloads

42