La résistance de contact source/drain-canal, p.55 ,
2.2 Comparaison des mesures 2 pointes et 4 pointes, p.59 ,
, De nouvelles méthodes d'extraction des composants parasites. 60 II.3.1 Une méthode héritée de l'état de l'art : la méthode linéaire, p.65
, 119 IV.1.4 Évolution des méthodes pour les faibles dimensions, p.120
Étude de l'efficacité de la fonction New Y par rapport aux méthodes existantes ,
Comparaison de différentes méthodes pour modéliser la variabilité ,
3.3 Méthode par extraction sur la fonction New Y, p.126 ,
Une nouvelle approche de la variabilité : un modèle basé sur la ,
,
Physique des dispositifs pour circuits intégrés sur silicium ,
Contribution à l'étude expérimentale du transport dans les transistors de dimensions déca-nanométriques des technologies CMOS sub-45nm, 2009. ,
Physics of semiconductor devices, 2006. ,
Physics and technology of semiconductor devices, 1967. ,
Caractérisation et modélisation des transistors CMOS des technologies 50nm et en deçà, 2004. ,
Matching properties of deep sub-micron MOS transistors, 2005. ,
Caractérisation et modélisation des fluctuations aléatoires des paramètres électriques des dispositifs en technologies CMOS avancées, 2011. ,
Moore's law, Electronics Magazine, vol.38, issue.8, p.114, 1965. ,
Online, International Technology Roadmap for Semiconductors, 2012. ,
Online, International Technology Roadmap for Semiconductors, 2015. ,
, Physique des semiconducteurs et des composants électriques : cours et exercices corrigés. Dunod, 2009.
Design of ion-implanted MOSFET's with very small physical dimensions, IEEE Journal of Solid-State Circuits, vol.9, issue.5, pp.256-268, 1974. ,
Limits to binary logic switch scaling-a gedanken model, Proceedings of the IEEE, vol.91, issue.11, pp.1934-1939, 2003. ,
Zur elektronentheorie der metalle, Annalen der Physik, vol.306, issue.3, pp.566-613, 1900. ,
The scattering of electrons by surface oxide charges and by lattice vibrations at the silicon-silicon dioxide interface, Surface Science, vol.32, issue.3, pp.561-575, 1972. ,
MOSFET electron inversion layer mobilities ; A physically based semi-empirical model for a wide temperature range, IEEE (Institute of Electrical and Electronics Engineers) Transactions on Electron Devices ;(USA), vol.36, issue.8, 1989. ,
Carrier transport in HfO/sub 2//metal gate MOSFETs : physical insight into critical parameters, IEEE Transactions on Electron Devices, vol.53, issue.4, pp.759-768, 2006. ,
On the mobility in high-?/metal gate MOSFETs : Evaluation of the high-? phonon scattering impact, Solid-state electronics, vol.50, issue.4, pp.626-631, 2006. ,
Unexpected mobility degradation for very short devices : A new challenge for CMOS scaling, Electron Devices Meeting, 2006. IEDM'06, pp.1-4, 2006. ,
URL : https://hal.archives-ouvertes.fr/hal-00147133
Neutral impurity scattering in semiconductors, Physical Review, vol.79, issue.6, p.1013, 1950. ,
The importance of the spacer region to explain short channels mobility collapse in 28nm Bulk and FDSOI technologies, Solid State Device Research Conference (ESSDERC), pp.254-257, 2014. ,
URL : https://hal.archives-ouvertes.fr/hal-02049192
Analyse et modélisation des phénomènes de mismatch des transistors MOSFET avancées, 2014. ,
Impact of source-drain series resistance on drain current mismatch in advanced fully depleted SOI n-MOSFETs, IEEE Electron Device Letters, vol.36, issue.5, pp.433-435, 2015. ,
URL : https://hal.archives-ouvertes.fr/hal-01947636
Caractérisation électrique de transistors MOS à grille enrobante pour les technologies CMOS sub-45nm, 2006. ,
A physical and scalable IV model in BSIM3v3 for analog/digital circuit simulation, IEEE Transactions on Electron Devices, vol.44, issue.2, pp.277-287, 1997. ,
Physique des dispositifs pour circuits intégrés silicium, pp.2-746, 2003. ,
Relationship between empirical and theoretical mobility models in silicon inversion layers, IEEE Transactions on Electron Devices, vol.43, issue.9, pp.1394-1398, 1996. ,
New extraction method for gate bias dependent series resistance in nanometric double gate transistors, Proceedings of the 2005 International Conference on Microelectronic Test Structures, pp.69-74, 2005. ,
URL : https://hal.archives-ouvertes.fr/hal-00146484
New method for the extraction of MOSFET parameters, Electronics Letters, vol.24, issue.9, pp.543-545, 1988. ,
URL : https://hal.archives-ouvertes.fr/jpa-00227914
New method for parameter extraction in deep submicrometer MOSFETs, Proceedings of the 2000 International Conference on Microelectronic Test Structures, pp.181-186, 2000. ,
A new method to determine MOSFET channel length, IEEE Electron Device Letters, vol.1, issue.9, pp.170-173, 1980. ,
Gate-voltage-dependent effective channel length and series resistance of LDD MOSFET's, IEEE Transactions on Electron Devices, vol.34, issue.12, pp.2469-2475, 1987. ,
A simple method to extract source/drain series resistance for advanced MOSFETs," in Electron Devices and Solid-State Circuits, pp.87-90, 2007. ,
A new'shift and ratio'method for MOSFET channellength extraction, IEEE Electron Device Letters, vol.13, issue.5, pp.267-269, 1992. ,
A new technique to extract the source/drain series resistance of MOSFETs, IEEE Electron Device Letters, vol.30, issue.9, pp.975-977, 2009. ,
URL : https://hal.archives-ouvertes.fr/hal-00465767
Parameter extraction of nanoscale MOSFETs using modified Y function method, Solid-State Device Research Conference (ESSDERC), 2010 Proceedings of the European, pp.309-312, 2010. ,
URL : https://hal.archives-ouvertes.fr/hal-00604302
Advanced model and analysis of series resistance for CMOS scaling into nanometer regime. I. Theoretical derivation, IEEE Transactions on Electron Devices, vol.49, issue.3, pp.457-466, 2002. ,
The transmission-line modeling method : TLM, 1995. ,
Silicide-to-silicon specific contact resistance characterization, 2009. ,
Improved precision methodology for access resistance extraction using Kelvin test structures, Proceedings of the 2012 International Conference on Microelectronic Test Structures, pp.146-151, 2012. ,
New access resistance extraction methodology for 14nm FD-SOI technology, Proceedings of the 2016 International Conference on Microelectronic Test Structures, pp.70-74, 2016. ,
URL : https://hal.archives-ouvertes.fr/hal-01959130
Comprehensive and accurate parasitic capacitance models for two-and three-dimensional CMOS device structures, IEEE Transactions on Electron Devices, vol.59, issue.5, pp.1332-1344, 2012. ,
New parameter extraction method based on split CV for FDSOI MOSFETs, Solid-State Device Research Conference (ESSDERC), 2012 Proceedings of the European, pp.217-220, 2012. ,
URL : https://hal.archives-ouvertes.fr/hal-01959345
Improved split C-V method for effective mobility extraction in sub-0.1-µm Si MOSFET, IEEE Electron Device Letters, vol.25, issue.8, pp.583-585, 2004. ,
A simple efficient model of parasitic capacitances of deep-submicron LDD MOSFETs, Solid-State Electronics, vol.46, issue.12, pp.2191-2198, 2002. ,
Low field mobility characteristics of sub-100 nm unstrained and strained Si MOSFETs, Electron Devices Meeting, 2002. IEDM'02, pp.43-46, 2002. ,
A method for the solution of certain non-linear problems in least squares, Quarterly of applied mathematics, vol.2, issue.2, pp.164-168, 1944. ,
An algorithm for least-squares estimation of nonlinear parameters, Journal of the society for Industrial and Applied Mathematics, vol.11, issue.2, pp.431-441, 1963. ,
Measurement of threshold voltage and channel length of submicron MOSFETs, IEE Proceedings I (Solid-State and Electron Devices), vol.135, pp.162-164, 1988. ,
Improved MOSFET characterization technique for single channel length, scaled transistors, Solid-State Electronics, vol.104, pp.44-46, 2015. ,
Full gate voltage range Lambert-function based methodology for FDSOI MOSFET parameter extraction, Solid-State Electronics, vol.111, pp.123-128, 2015. ,
URL : https://hal.archives-ouvertes.fr/hal-01947652
New Y-function based MOSFET parameter extraction method from weak to strong inversion range, Solid-State Electronics, vol.123, pp.84-88, 2016. ,
URL : https://hal.archives-ouvertes.fr/hal-01947687
An improved method of MOSFET modeling and parameter extraction, IEEE Transactions on Electron Devices, vol.34, issue.8, pp.1676-1680, 1987. ,
A review of recent MOSFET threshold voltage extraction methods, Microelectronics Reliability, vol.42, issue.4, pp.583-596, 2002. ,
g m /I d Method for Threshold Voltage Extraction Applicable in Advanced MOSFETs With Nonlinear Behavior Above Threshold, IEEE Electron Device Letters, vol.31, issue.9, pp.930-932, 2010. ,
Simple and efficient MASTAR threshold voltage and subthreshold slope models for low-doped doublegate MOSFET, IEEE transactions on electron devices, vol.59, issue.9, pp.2534-2538, 2012. ,
Impact of access resistance on New-Y function methodology for MOSFET parameter extraction in advanced FDSOI technology, Proceedings of the 2017 International Conference on Microelectronic Test Structures, pp.1-5, 2017. ,
URL : https://hal.archives-ouvertes.fr/hal-01959125
A DC method to extract mobility degradation and series resistance of multifinger microwave MOSFETs, IEEE Transactions on Electron Devices, vol.63, issue.5, pp.1821-1826, 2016. ,
From MOSFET matching test structures to matching data utilization : Not an ordinary task, Proceedings of the 2007 International Conference on Microelectronic Test Structures, pp.230-233, 2007. ,
Effects of metal coverage on MOSFET matching, Electron Devices Meeting, pp.735-738, 1996. ,
Test structures for investigation of metal coverage effects on MOSFET matching, Proceedings of the 1997 International Conference on Microelectronic Test Structures, pp.179-183, 1997. ,
Statistics for matching, Proceedings of the 1995 International Conference on Microelectronic Test Structures, pp.193-197, 1995. ,
Current-voltage characteristics of small size MOS transistors, IEEE Transactions on Electron Devices, vol.19, issue.3, pp.382-383, 1972. ,
The effect of randomness in the distribution of impurity atoms on FET thresholds, Applied Physics A : Materials Science & Processing, vol.8, issue.3, pp.251-259, 1975. ,
Random error effects in matched MOS capacitors and current sources, IEEE Journal of Solid-State Circuits, vol.19, issue.6, pp.948-956, 1984. ,
Characterisation and modeling of mismatch in MOS transistors for precision analog design, IEEE Journal of solid-state circuits, vol.21, issue.6, pp.1057-1066, 1986. ,
Matching properties of MOS transistors, IEEE Journal of solid-state circuits, vol.24, issue.5, pp.1433-1439, 1989. ,
Modeling statistical dopant fluctuations in MOS transistors, IEEE Transactions on Electron devices, vol.45, issue.9, pp.1960-1971, 1998. ,
Influence of doping profile and halo implantation on the threshold voltage mismatch of a 0.13 µm CMOS technology, pp.579-582, 2002. ,
Impact of pocket implant on MOSFET mismatch for advanced CMOS technology, Proceedings of the 2004 International Conference on Microelectronic Test Structures, pp.123-126, 2004. ,
An easy-to-use mismatch model for the MOS transistor, IEEE Journal of Solid-State Circuits, vol.37, issue.8, pp.1056-1064, 2002. ,
Statistical characterization of drain current local and global variability in sub 15nm ,
URL : https://hal.archives-ouvertes.fr/hal-02002267
, Solid-State Device Research Conference (ESSDERC), pp.142-145, 2016.
Drain current local variability from linear to saturation region in 28 nm bulk nmosfets, SolidState Electronics, vol.128, pp.31-36, 2017. ,
URL : https://hal.archives-ouvertes.fr/hal-02002291