. .. , La résistance de contact source/drain-canal, p.55

. , 2.2 Comparaison des mesures 2 pointes et 4 pointes, p.59

, De nouvelles méthodes d'extraction des composants parasites. 60 II.3.1 Une méthode héritée de l'état de l'art : la méthode linéaire, p.65

, 119 IV.1.4 Évolution des méthodes pour les faibles dimensions, p.120

. , Étude de l'efficacité de la fonction New Y par rapport aux méthodes existantes

. , Comparaison de différentes méthodes pour modéliser la variabilité

. .. , 3.3 Méthode par extraction sur la fonction New Y, p.126

. , Une nouvelle approche de la variabilité : un modèle basé sur la

. Bibliographie,

T. Skotnicki and F. Boeuf, Physique des dispositifs pour circuits intégrés sur silicium

D. Fleury, Contribution à l'étude expérimentale du transport dans les transistors de dimensions déca-nanométriques des technologies CMOS sub-45nm, 2009.

S. M. Sze and K. K. Ng, Physics of semiconductor devices, 2006.

A. S. Grove, Physics and technology of semiconductor devices, 1967.

K. Romanjek, Caractérisation et modélisation des transistors CMOS des technologies 50nm et en deçà, 2004.

J. A. Croon, W. M. Sansen, and H. E. Maes, Matching properties of deep sub-micron MOS transistors, 2005.

C. M. Mezzomo, Caractérisation et modélisation des fluctuations aléatoires des paramètres électriques des dispositifs en technologies CMOS avancées, 2011.

G. Moore, Moore's law, Electronics Magazine, vol.38, issue.8, p.114, 1965.

I. , Online, International Technology Roadmap for Semiconductors, 2012.

I. , Online, International Technology Roadmap for Semiconductors, 2015.

H. Mathieu and H. Fanet, Physique des semiconducteurs et des composants électriques : cours et exercices corrigés. Dunod, 2009.

R. H. Dennard, F. H. Gaensslen, V. L. Rideout, E. Bassous, and A. R. Leblanc, Design of ion-implanted MOSFET's with very small physical dimensions, IEEE Journal of Solid-State Circuits, vol.9, issue.5, pp.256-268, 1974.

V. V. Zhirnov, R. K. Cavin, J. A. Hutchby, and G. I. Bourianoff, Limits to binary logic switch scaling-a gedanken model, Proceedings of the IEEE, vol.91, issue.11, pp.1934-1939, 2003.

P. Drude, Zur elektronentheorie der metalle, Annalen der Physik, vol.306, issue.3, pp.566-613, 1900.

C. Sah, T. Ning, and L. Tschopp, The scattering of electrons by surface oxide charges and by lattice vibrations at the silicon-silicon dioxide interface, Surface Science, vol.32, issue.3, pp.561-575, 1972.

D. S. Jeon and D. E. Burk, MOSFET electron inversion layer mobilities ; A physically based semi-empirical model for a wide temperature range, IEEE (Institute of Electrical and Electronics Engineers) Transactions on Electron Devices ;(USA), vol.36, issue.8, 1989.

M. Cassé, L. Thevenod, B. Guillaumot, L. Tosti, F. Martin et al., Carrier transport in HfO/sub 2//metal gate MOSFETs : physical insight into critical parameters, IEEE Transactions on Electron Devices, vol.53, issue.4, pp.759-768, 2006.

O. Weber, M. Cassé, L. Thevenod, F. Ducroquet, T. Ernst et al., On the mobility in high-?/metal gate MOSFETs : Evaluation of the high-? phonon scattering impact, Solid-state electronics, vol.50, issue.4, pp.626-631, 2006.

A. Cros, K. Romanjek, D. Fleury, S. Harrison, R. Cerutti et al., Unexpected mobility degradation for very short devices : A new challenge for CMOS scaling, Electron Devices Meeting, 2006. IEDM'06, pp.1-4, 2006.
URL : https://hal.archives-ouvertes.fr/hal-00147133

C. Erginsoy, Neutral impurity scattering in semiconductors, Physical Review, vol.79, issue.6, p.1013, 1950.

F. Monsieur, Y. Denis, D. Rideau, V. Quenette, G. Gouget et al., The importance of the spacer region to explain short channels mobility collapse in 28nm Bulk and FDSOI technologies, Solid State Device Research Conference (ESSDERC), pp.254-257, 2014.
URL : https://hal.archives-ouvertes.fr/hal-02049192

L. , Analyse et modélisation des phénomènes de mismatch des transistors MOSFET avancées, 2014.

E. Ioannidis, C. Theodorou, S. Haendler, E. Josse, C. Dimitriadis et al., Impact of source-drain series resistance on drain current mismatch in advanced fully depleted SOI n-MOSFETs, IEEE Electron Device Letters, vol.36, issue.5, pp.433-435, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01947636

A. Cros, Caractérisation électrique de transistors MOS à grille enrobante pour les technologies CMOS sub-45nm, 2006.

Y. Cheng, M. Jeng, Z. Liu, J. Huang, M. Chan et al., A physical and scalable IV model in BSIM3v3 for analog/digital circuit simulation, IEEE Transactions on Electron Devices, vol.44, issue.2, pp.277-287, 1997.

J. Gautier, Physique des dispositifs pour circuits intégrés silicium, pp.2-746, 2003.

G. Reichert and T. Ouisse, Relationship between empirical and theoretical mobility models in silicon inversion layers, IEEE Transactions on Electron Devices, vol.43, issue.9, pp.1394-1398, 1996.

A. Cros, S. Harrison, R. Cerutti, P. Coronel, G. Ghibaudo et al., New extraction method for gate bias dependent series resistance in nanometric double gate transistors, Proceedings of the 2005 International Conference on Microelectronic Test Structures, pp.69-74, 2005.
URL : https://hal.archives-ouvertes.fr/hal-00146484

G. Ghibaudo, New method for the extraction of MOSFET parameters, Electronics Letters, vol.24, issue.9, pp.543-545, 1988.
URL : https://hal.archives-ouvertes.fr/jpa-00227914

C. Mourrain, B. Cretu, G. Ghibaudo, and P. Cottin, New method for parameter extraction in deep submicrometer MOSFETs, Proceedings of the 2000 International Conference on Microelectronic Test Structures, pp.181-186, 2000.

J. G. Chern, P. Chang, R. F. Motta, and N. Godinho, A new method to determine MOSFET channel length, IEEE Electron Device Letters, vol.1, issue.9, pp.170-173, 1980.

G. J. Hu, C. Chang, and Y. Chia, Gate-voltage-dependent effective channel length and series resistance of LDD MOSFET's, IEEE Transactions on Electron Devices, vol.34, issue.12, pp.2469-2475, 1987.

Y. Chang, Y. Wu, and C. Ho, A simple method to extract source/drain series resistance for advanced MOSFETs," in Electron Devices and Solid-State Circuits, pp.87-90, 2007.

Y. Taur, D. Zicherman, D. Lombardi, P. J. Restle, C. Hsu et al., A new'shift and ratio'method for MOSFET channellength extraction, IEEE Electron Device Letters, vol.13, issue.5, pp.267-269, 1992.

D. Fleury, A. Cros, G. Bidal, J. Rosa, and G. Ghibaudo, A new technique to extract the source/drain series resistance of MOSFETs, IEEE Electron Device Letters, vol.30, issue.9, pp.975-977, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00465767

N. Subramanian, G. Ghibaudo, and M. Mouis, Parameter extraction of nanoscale MOSFETs using modified Y function method, Solid-State Device Research Conference (ESSDERC), 2010 Proceedings of the European, pp.309-312, 2010.
URL : https://hal.archives-ouvertes.fr/hal-00604302

S. Kim, C. Park, and J. C. Woo, Advanced model and analysis of series resistance for CMOS scaling into nanometer regime. I. Theoretical derivation, IEEE Transactions on Electron Devices, vol.49, issue.3, pp.457-466, 2002.

C. Christopoulos, The transmission-line modeling method : TLM, 1995.

N. Stavitski, Silicide-to-silicon specific contact resistance characterization, 2009.

A. Cros, G. Morin, G. Castaneda, F. Dieudonné, and J. Rosa, Improved precision methodology for access resistance extraction using Kelvin test structures, Proceedings of the 2012 International Conference on Microelectronic Test Structures, pp.146-151, 2012.

J. Henry, A. Cros, J. Rosa, Q. Rafhay, and G. Ghibaudo, New access resistance extraction methodology for 14nm FD-SOI technology, Proceedings of the 2016 International Conference on Microelectronic Test Structures, pp.70-74, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01959130

J. Lacord, G. Ghibaudo, and F. Boeuf, Comprehensive and accurate parasitic capacitance models for two-and three-dimensional CMOS device structures, IEEE Transactions on Electron Devices, vol.59, issue.5, pp.1332-1344, 2012.

I. B. Akkez, A. Cros, C. Fenouillet-beranger, F. Boeuf, Q. Rafhay et al., New parameter extraction method based on split CV for FDSOI MOSFETs, Solid-State Device Research Conference (ESSDERC), 2012 Proceedings of the European, pp.217-220, 2012.
URL : https://hal.archives-ouvertes.fr/hal-01959345

K. Romanjek, F. Andrieu, T. Ernst, and G. Ghibaudo, Improved split C-V method for effective mobility extraction in sub-0.1-µm Si MOSFET, IEEE Electron Device Letters, vol.25, issue.8, pp.583-585, 2004.

F. Prégaldiny, C. Lallement, and D. Mathiot, A simple efficient model of parasitic capacitances of deep-submicron LDD MOSFETs, Solid-State Electronics, vol.46, issue.12, pp.2191-2198, 2002.

K. Rim, S. Narasimha, M. Longstreet, A. Mocuta, and J. Cai, Low field mobility characteristics of sub-100 nm unstrained and strained Si MOSFETs, Electron Devices Meeting, 2002. IEDM'02, pp.43-46, 2002.

K. Levenberg, A method for the solution of certain non-linear problems in least squares, Quarterly of applied mathematics, vol.2, issue.2, pp.164-168, 1944.

D. W. Marquardt, An algorithm for least-squares estimation of nonlinear parameters, Journal of the society for Industrial and Applied Mathematics, vol.11, issue.2, pp.431-441, 1963.

S. Jain, Measurement of threshold voltage and channel length of submicron MOSFETs, IEE Proceedings I (Solid-State and Electron Devices), vol.135, pp.162-164, 1988.

F. Ferdousi, R. Rios, and K. J. Kuhn, Improved MOSFET characterization technique for single channel length, scaled transistors, Solid-State Electronics, vol.104, pp.44-46, 2015.

T. Karatsori, C. Theodorou, E. Ioannidis, S. Haendler, E. Josse et al., Full gate voltage range Lambert-function based methodology for FDSOI MOSFET parameter extraction, Solid-State Electronics, vol.111, pp.123-128, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01947652

J. Henry, Q. Rafhay, A. Cros, and G. Ghibaudo, New Y-function based MOSFET parameter extraction method from weak to strong inversion range, Solid-State Electronics, vol.123, pp.84-88, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01947687

T. Krutsick, M. White, H. Wong, and R. Booth, An improved method of MOSFET modeling and parameter extraction, IEEE Transactions on Electron Devices, vol.34, issue.8, pp.1676-1680, 1987.

A. Ortiz-conde, F. G. Sánchez, J. J. Liou, A. Cerdeira, M. Estrada et al., A review of recent MOSFET threshold voltage extraction methods, Microelectronics Reliability, vol.42, issue.4, pp.583-596, 2002.

D. Flandre, V. Kilchytska, and T. Rudenko, g m /I d Method for Threshold Voltage Extraction Applicable in Advanced MOSFETs With Nonlinear Behavior Above Threshold, IEEE Electron Device Letters, vol.31, issue.9, pp.930-932, 2010.

J. Lacord, J. Huguenin, T. Skotnicki, G. Ghibaudo, and F. Boeuf, Simple and efficient MASTAR threshold voltage and subthreshold slope models for low-doped doublegate MOSFET, IEEE transactions on electron devices, vol.59, issue.9, pp.2534-2538, 2012.

J. Henry, A. Cros, J. Rosa, Q. Rafhay, and G. Ghibaudo, Impact of access resistance on New-Y function methodology for MOSFET parameter extraction in advanced FDSOI technology, Proceedings of the 2017 International Conference on Microelectronic Test Structures, pp.1-5, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01959125

A. Sucre-gonzález, F. Zárate-rincón, A. Ortiz-conde, R. Torres-torres, F. J. Garcíasánchez et al., A DC method to extract mobility degradation and series resistance of multifinger microwave MOSFETs, IEEE Transactions on Electron Devices, vol.63, issue.5, pp.1821-1826, 2016.

A. Cathignol, S. Bordez, K. Rochereau, and G. Ghibaudo, From MOSFET matching test structures to matching data utilization : Not an ordinary task, Proceedings of the 2007 International Conference on Microelectronic Test Structures, pp.230-233, 2007.

H. Tuinhout, M. Pelgrom, R. P. De-vries, and M. Vertregt, Effects of metal coverage on MOSFET matching, Electron Devices Meeting, pp.735-738, 1996.

H. Tuinhout and M. Vertregt, Test structures for investigation of metal coverage effects on MOSFET matching, Proceedings of the 1997 International Conference on Microelectronic Test Structures, pp.179-183, 1997.

A. Pergoot, B. Graindourze, E. Janssens, J. Bastos, M. Steyaert et al., Statistics for matching, Proceedings of the 1995 International Conference on Microelectronic Test Structures, pp.193-197, 1995.

B. Hoeneisen and C. Mead, Current-voltage characteristics of small size MOS transistors, IEEE Transactions on Electron Devices, vol.19, issue.3, pp.382-383, 1972.

R. W. Keyes, The effect of randomness in the distribution of impurity atoms on FET thresholds, Applied Physics A : Materials Science & Processing, vol.8, issue.3, pp.251-259, 1975.

J. Shyu, G. C. Temes, and F. Krummenacher, Random error effects in matched MOS capacitors and current sources, IEEE Journal of Solid-State Circuits, vol.19, issue.6, pp.948-956, 1984.

K. R. Lakshmikumar, R. A. Hadaway, and M. A. Copeland, Characterisation and modeling of mismatch in MOS transistors for precision analog design, IEEE Journal of solid-state circuits, vol.21, issue.6, pp.1057-1066, 1986.

M. J. Pelgrom, A. C. Duinmaijer, and A. P. Welbers, Matching properties of MOS transistors, IEEE Journal of solid-state circuits, vol.24, issue.5, pp.1433-1439, 1989.

P. A. Stolk, F. P. Widdershoven, and D. Klaassen, Modeling statistical dopant fluctuations in MOS transistors, IEEE Transactions on Electron devices, vol.45, issue.9, pp.1960-1971, 1998.

J. Croon, E. Augendre, S. Decoutere, W. Sansen, and H. Maes, Influence of doping profile and halo implantation on the threshold voltage mismatch of a 0.13 µm CMOS technology, pp.579-582, 2002.

J. Mc-ginley, O. Noblanc, C. Julien, S. Parihar, K. Rochereau et al., Impact of pocket implant on MOSFET mismatch for advanced CMOS technology, Proceedings of the 2004 International Conference on Microelectronic Test Structures, pp.123-126, 2004.

J. A. Croon, M. Rosmeulen, S. Decoutere, W. Sansen, and H. E. Maes, An easy-to-use mismatch model for the MOS transistor, IEEE Journal of Solid-State Circuits, vol.37, issue.8, pp.1056-1064, 2002.

R. Lavieville, T. Karatsori, C. Theodorou, S. Barraud, C. Dimitriadis et al., Statistical characterization of drain current local and global variability in sub 15nm
URL : https://hal.archives-ouvertes.fr/hal-02002267

. Si/sige-trigate-pmosfets, Solid-State Device Research Conference (ESSDERC), pp.142-145, 2016.

T. Karatsori, C. Theodorou, S. Haendler, C. Dimitriadis, and G. Ghibaudo, Drain current local variability from linear to saturation region in 28 nm bulk nmosfets, SolidState Electronics, vol.128, pp.31-36, 2017.
URL : https://hal.archives-ouvertes.fr/hal-02002291