, , p.70
, , p.70
AIX4-stream -IPs using the blocking mode, p.71 ,
AIX4-stream -IPs using the non-blocking mode, p.72 ,
, , p.76
, , p.76
, Consumption rates: the most favorable case and the unfavorable case, p.77
Consumption rates of an actor in different cases, p.78 ,
The flow chart of conformance checking and modification, p.79 ,
A graph (consistent) presented in SDF model, p.81 ,
, , p.81
A graph (inconsistent) presented in SDF model, p.82 ,
,
, Infinite number of choices when building an admittance pattern, p.88
, , p.91
An ASAP design: filtering a stereo signal, p.93 ,
Demonstration case: a graph of blocks for real-time image processing on an, p.97 ,
The flow chart of working process in BlAsT, p.104 ,
, , p.106
, , p.107
,
, , p.109
An example of @for instruction in an implementation file, p.110 ,
The patterns definition for a blur, p.110 ,
An example of generated VHDL code for a top group, p.112 ,
An example of wheels detector design in BlAsT, p.113 ,
, , p.114
, , p.114
,
, , p.31
Characteristics of 5 ? 7 and 5 ? 8 interpolators, p.68 ,
, , p.98
, , p.99
, , p.99
combination of test parameters with SDF-AP model, p.100 ,
Test results of two examples of timings, p.100 ,
Actors with Stretchable Access Patterns, Integration, the VLSI Journal, 2018. ,
, Techniques for System Analysis Based on ASAP Model, ACM SIGMETRICS 2018, the International Conference on Measurement and Modeling of Computer Systems, 2018.
A Graph-based Algorithm on Semi-supervised Image Classification, ICCS 2018, the 18th International Conference on Computational Science, 2018. ,
A solution to overcome some limitations of SDF based models, 2018 IEEE International Conference on Industrial Technology (ICIT), 2018. ,
DOI : 10.1109/ICIT.2018.8352384
A Hole-Filling Framework Based on DIBR and Improved Criminisi's Inpainting Algorithm for 3D Videos, Proceedings of the 2017 International Conference on Cloud and Big Data Computing , ICCBDC 2017, pp.119-124, 2017. ,
DOI : 10.1109/MMSP.2010.5662013
An Improved Algorithm Based on SURF for MR Infant Brain Image Registration, ICIC 2016, the 12th International Conference on Intelligent Computation, Intelligent Computing Theories and Application, pp.458-470, 2016. ,
DOI : 10.1016/j.jvcir.2013.02.005
Research on Algorithm of Human Gait Recognition Based on Sparse Representation, 2016 Sixth International Conference on Instrumentation & Measurement, Computer, Communication and Control (IMCCC), pp.405-410, 2016. ,
DOI : 10.1109/IMCCC.2016.71
Temperature control of an SThM micro-probe with an heat source estimator and a lock-in measurement, 2016 17th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE), pp.1-8, 2016. ,
DOI : 10.1109/EuroSimE.2016.7463351
Two-scale modeling and model-based control law of temperature in an SThM probe, Eurotherm Seminar No 109, 2015. ,
, BIBLIOGRAPHY
,
A new method for minimizing buffer sizes for Cyclo-Static Dataflow graphs, 2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia, pp.11-20, 2010. ,
DOI : 10.1109/ESTMED.2010.5666980
URL : https://hal.archives-ouvertes.fr/hal-00461647
A new approach for minimizing buffer capacities with throughput constraint for embedded system design, ACS/IEEE International Conference on Computer Systems and Applications, AICCSA 2010, pp.1-8, 2010. ,
DOI : 10.1109/AICCSA.2010.5586972
URL : https://hal.archives-ouvertes.fr/hal-00368648
Hybrid dynamical systems theory and the Signal language, IEEE Transactions on Automatic Control, vol.35, issue.5, pp.535-546, 1990. ,
DOI : 10.1109/9.53519
URL : https://hal.archives-ouvertes.fr/inria-00075715
A denotational theory of synchronous reactive systems, Information and Computation, vol.99, issue.2, pp.192-230, 1992. ,
DOI : 10.1016/0890-5401(92)90030-J
URL : https://hal.archives-ouvertes.fr/hal-00549783
Parameterized dataflow modeling for DSP systems, IEEE Transactions on Signal Processing, vol.49, issue.10, pp.2408-2421, 2001. ,
DOI : 10.1109/78.950795
Software synthesis from dataflow graphs, volume 360 of the kluwer international series in engineering and computer science, 1996. ,
Cycle-static dataflow, IEEE Transactions on Signal Processing, vol.44, issue.2, pp.397-408, 1996. ,
DOI : 10.1109/78.485935
Cyclostatic data flow, Acoustics, Speech, and Signal Processing ICASSP-95., 1995 International Conference on, pp.3255-3258, 1995. ,
An efficient and complete approach for throughput-maximal SDF allocation and scheduling on multi-core platforms, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010), pp.897-902, 2010. ,
DOI : 10.1109/DATE.2010.5456924
Ptolemy: A framework for simulating and prototyping heterogeneous systems, 1994. ,
Scheduling dynamic dataflow graphs with bounded memory using the token flow model, Acoustics, Speech, and Signal Processing IEEE International Conference on, pp.429-432, 1993. ,
Legacy of the transputer, Architectures, Languages and Techniques, IOS. Citeseer, 1999. ,
The Implementation of Synchronous Dataflow Graphs Using Reconfigurable Hardware, International Workshop on Field Programmable Logic and Applications, pp.739-748, 2000. ,
DOI : 10.1007/3-540-44614-1_78
Taming heterogeneity - the Ptolemy approach, Proceedings of the IEEE, pp.127-144, 2003. ,
DOI : 10.1109/JPROC.2002.805829
Cycle-static dataflow: model and implementation, Proceedings of 1994 28th Asilomar Conference on Signals, Systems and Computers, pp.503-507, 1994. ,
DOI : 10.1109/ACSSC.1994.471504
Fine-grain scheduling under resource constraints, International Workshop on Languages and Compilers for Parallel Computing, pp.1-15 ,
DOI : 10.1007/BFb0025867
OPTIMAL SOFTWARE PIPELINING UNDER RESOURCE CONSTRAINTS, International Journal of Foundations of Computer Science, vol.24, issue.2, pp.697-718, 2001. ,
DOI : 10.1007/BF02106824
Building predictable systems on chip: An analysis of guaranteed communication in the aethereal network on chip, Dynamic and Robust Streaming in and between Connected Consumer-Electronic Devices, pp.1-36, 2005. ,
Trials and tribulations of debugging concurrency, Queue, vol.2, issue.7, pp.66-73, 2004. ,
Requirements on the Execution of Kahn Process Networks, European Symposium on Programming, pp.319-334, 2003. ,
DOI : 10.1007/3-540-36575-3_22
Reactive process networks, Proceedings of the fourth ACM international conference on Embedded software , EMSOFT '04, pp.137-146, 2004. ,
DOI : 10.1145/1017753.1017778
The earlier the better, Proceedings of the 14th international conference on Hybrid systems: computation and control, HSCC '11, pp.23-32, 2011. ,
DOI : 10.1145/1967701.1967707
Parametric throughput analysis of synchronous data flow graphs, Design, Automation and Test in Europe DATE'08, pp.116-121, 2008. ,
Liveness and boundedness of synchronous data flow graphs, Formal Methods in Computer Aided Design FMCAD'06, pp.68-75, 2006. ,
Throughput analysis of synchronous data flow graphs, Application of Concurrency to System Design Sixth International Conference on, pp.25-36, 2006. ,
Latency minimization for synchronous data flow graphs, Digital System Design Architectures, Methods and Tools 10th Euromicro Conference on, pp.189-196, 2007. ,
System-scenario-based design of dynamic embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), vol.14, issue.1, p.3, 2009. ,
Static dataflow with access patterns, Proceedings of the 49th Annual Design Automation Conference on, DAC '12, pp.656-663, 2012. ,
DOI : 10.1145/2228360.2228479
Introduction to the Theory of Finite-State Machines, 1962. ,
Hierarchical finite state machines with multiple concurrency models IEEE Transactions on computer-aided design of integrated circuits and systems, pp.742-760, 1999. ,
G ´ enérateuren´enérateur de coprocesseur pour le traitement de donnéesdonn´données en flux (vidéovid´vidéo ou similaire) sur FPGA ,
The synthesis of real-time systems from processing graphs, Proceedings. Fifth IEEE International Symposium on High Assurance Systems Engineering (HASE 2000), pp.177-186, 2000. ,
DOI : 10.1109/HASE.2000.895457
Multicore design strives for balance... but programming, debug tools complicate adoption, Electronics Engineering Times, 2006. ,
Minimizing buffer requirements under rate-optimal schedule in regular dataflow networks Journal of VLSI signal processing systems for signal, image and video technology, pp.31207-229, 2002. ,
Multiprocessor SoC software design flows, IEEE Signal Processing Magazine, vol.26, issue.6, 2009. ,
DOI : 10.1109/MSP.2009.934111
Optimized system synthesis of complex RT level building blocks from multirate dataflow graphs, Proceedings 12th International Symposium on System Synthesis, pp.38-43, 1999. ,
DOI : 10.1109/ISSS.1999.814258
DIF: An Interchange Format for Dataflow-Based Design Tools, International Workshop on Embedded Computer Systems, pp.423-432, 2004. ,
DOI : 10.1007/978-3-540-27776-7_44
Software synthesis from the dataflow interchange format, Proceedings of the 2005 workshop on Software and compilers for embedded systems , SCOPES '05, pp.37-49, 2005. ,
DOI : 10.1145/1140389.1140394
, Xilinx Inc. Xilinx Core Generator. Xilinx Inc., ISE Design Suite, vol.12, 2010.
, Accellera Systems Initiative
Matthieu Wipliez, and Mickä el Raulet. Synthesizing hardware from dataflow programs, Journal of Signal Processing Systems, vol.63, issue.2, pp.241-249, 2009. ,
Multiprocessor systems-on-chips, 2004. ,
URL : https://hal.archives-ouvertes.fr/hal-00012749
Optimized RTL Code Generation from Coarse-Grain Dataflow Specification for Fast HW/SW Cosynthesis, Journal of Signal Processing Systems, vol.9, issue.2, pp.13-34, 2008. ,
DOI : 10.1109/2.347998
The semantics of a simple language for parallel programming, " information processing'74: Proceedings of the ifip congress, pp.471-475, 1974. ,
Trends in multicore DSP platforms, IEEE Signal Processing Magazine, vol.26, issue.6, 2009. ,
DOI : 10.1109/MSP.2009.934113
Efficient static buffering to guarantee throughput-optimal FPGA implementation of synchronous dataflow graphs, 2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, pp.136-143, 2010. ,
DOI : 10.1109/ICSAMOS.2010.5642074
Grape-II: a system-level prototyping environment for DSP applications, Computer, vol.28, issue.2, pp.35-43, 1995. ,
DOI : 10.1109/2.347998
Data-flow to von Neumann: the SIGNAL approach, 1990. ,
URL : https://hal.archives-ouvertes.fr/inria-00075329
Consistency in dataflow graphs, IEEE Transactions on Parallel and Distributed systems, vol.2, issue.2, pp.223-235, 1991. ,
Finite state machines and modal models in ptolemy ii, 2009. ,
Scheduling strategies for multiprocessor real-time dsp, Global Telecommunications Conference and Exhibition'Communications Technology for the 1990s and Beyond'(GLOBECOM) Synchronous data flow. Proceedings of the IEEE, pp.1279-12831235, 1987. ,
Concurrent models of computation for embedded software, IEE Proceedings-Computers and Digital Techniques, pp.239-250, 2005. ,
, Dataflow process networks. Proceedings of the IEEE, pp.773-801, 1995.
Leveraging synchronous language principles for heterogeneous modeling and design of embedded systems, Proceedings of the 7th ACM & IEEE international conference on Embedded software, pp.114-123, 2007. ,
Static scheduling of synchronous data flow programs for digital signal processing, IEEE Transactions on computers, vol.100, issue.1, pp.24-35, 1987. ,
Scalable semantic annotation using latticebased ontologies, International Conference on Model Driven Engineering Languages and Systems, pp.393-407, 2009. ,
DOI : 10.1007/978-3-642-04425-0_31
URL : http://chess.eecs.berkeley.edu/pubs/611/ModelOntology_MODELS2009_PrepubVersion.pdf
Efficient SAT-Based Mapping and Scheduling of Homogeneous Synchronous Dataflow Graphs for Throughput Optimization, 2008 Real-Time Systems Symposium, pp.492-504, 2008. ,
DOI : 10.1109/RTSS.2008.49
Esl requirements for configurable processor-based embedded system design. IP-SoC, pp.15-20, 2005. ,
Overview of the MPSoC design challenge, Proceedings of the 43rd annual conference on Design automation , DAC '06, pp.274-279, 2006. ,
DOI : 10.1145/1146909.1146980
,
,
Opendf?a dataflow toolset for reconfigurable hardware and multicore systems, ACM SIGARCH Computer Architecture News, Special, vol.36, pp.29-35, 2008. ,
URL : https://hal.archives-ouvertes.fr/hal-00398827
Multiprocessor Resource Allocation for Hard-Real-Time Streaming with a Dynamic Job-Mix, 11th IEEE Real Time and Embedded Technology and Applications Symposium, pp.332-341, 2005. ,
DOI : 10.1109/RTAS.2005.33
Self-timed scheduling analysis for realtime applications, EURASIP Journal on Advances in Signal Processing, vol.2007, issue.1, pp.1-14, 2007. ,
Petri nets: Properties, analysis and applications, Proceedings of the IEEE, pp.541-580, 1989. ,
DOI : 10.1109/5.24143
Bounded scheduling of process networks, 1995. ,
A comparison of synchronous and cycle-static dataflow, Signals, Systems and Computers Conference Record of the Twenty-Ninth Asilomar Conference on, pp.204-210, 1995. ,
The artemis workbench for system-level performance evaluation of embedded systems, International Journal of Embedded Systems, vol.3, issue.3, pp.181-196, 2008. ,
A hierarchical multiprocessor scheduling framework for synchronous dataflow graphs, 1995. ,
Software synthesis for dsp using ptolemy Journal of VLSI signal processing systems for signal, image and video technology, pp.7-21, 1995. ,
Task-level timing models for guaranteed performance in multiprocessor networks-on-chip, Proceedings of the international conference on Compilers, architectures and synthesis for embedded systems , CASES '03, pp.63-72, 2003. ,
DOI : 10.1145/951710.951721
Analysis techniques for static dataflow models with access patterns, Design and Architectures for Signal and Image Processing (DASIP), 2012 Conference on, pp.1-8, 2012. ,
Automatic software synthesis of dataflow program: An MPEG-4 simple profile decoder case study, 2008 IEEE Workshop on Signal Processing Systems, pp.281-286, 2008. ,
DOI : 10.1109/SIPS.2008.4671776
URL : https://hal.archives-ouvertes.fr/hal-00336516
Engineering the complex SOC: fast, flexible design with configurable processors, 2008. ,
Platform-based design and software design methodology for embedded systems, IEEE Design & Test of Computers, vol.18, issue.6, pp.23-33, 2001. ,
DOI : 10.1109/54.970421
Code generation for vsp software tool in ptolemy, MS Report, Plan II, 1994. ,
Embedded multiprocessors: Scheduling and synchronization, 2009. ,
DOI : 10.1201/9781420048025
Multiprocessor resource allocation for throughput-constrained synchronous dataflow graphs, Proceedings of the 44th annual Design Automation Conference Marc Geilen, and Twan Basten. Sdf3: Sdf for free. In ACSD, pp.777-782, 2006. ,
Throughput-Buffering Trade-Off Exploration for Cyclo-Static and Synchronous Dataflow Graphs, IEEE Transactions on Computers, vol.57, issue.10, pp.1331-1345, 2008. ,
DOI : 10.1109/TC.2008.58
Scenario-aware dataflow: Modeling, analysis and implementation of dynamic applications, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, pp.404-411, 2011. ,
DOI : 10.1109/SAMOS.2011.6045491
A scenario-aware data flow model for combined long-run average and worst-case performance analysis, Proceedings of the Fourth ACM and IEEE International Conference on Formal Methods and Models for Co-Design MEMOCODE'06. Proceedings, pp.185-194, 2006. ,
, , 2008.
Correct and non-defensive glue design using abstract models, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, CODES+ISSS '11, pp.59-68, 2011. ,
DOI : 10.1145/2039370.2039382
Tokens vs. Signals: On Conformance between Formal Models of Dataflow and Hardware, Journal of Signal Processing Systems, vol.25, issue.10, pp.1-21, 2015. ,
DOI : 10.1007/978-3-540-30569-9_3
Multirate systems and filter banks. Pearson Education India, 1993. ,
The state explosion problem In Lectures on Petri nets I: Basic models, pp.429-528, 1998. ,
Efficient realization of a cal video decoder on a mobile terminal (position paper), Signal Processing Systems, pp.176-181, 2008. ,
Communication storage optimization for static dataflow with access patterns under periodic scheduling and throughput constraint, Computers & Electrical Engineering, vol.40, issue.6, pp.1858-1873, 2014. ,
DOI : 10.1016/j.compeleceng.2014.05.002
Efficient computation of buffer capacities for multi-rate real-time systems with back-pressure, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis , CODES+ISSS '06, pp.10-15, 2006. ,
DOI : 10.1145/1176254.1176260
Efficient computation of buffer capacities for cyclo-static real-time systems with backpressure, 13th IEEE Real Time and Embedded Technology and Applications Symposium (RTAS'07), pp.281-292, 2007. ,
Efficient computation of buffer capacities for cyclo-static dataflow graphs, 44th ACM/IEEE Design Automation Conference, pp.658-663, 2007. ,
Buffer capacity computation for throughput constrained streaming applications with data-dependent inter-task communication, Real-Time and Embedded Technology and Applications Symposium, pp.183-194, 2008. ,
Buffer capacity computation for throughput-constrained modal task graphs, ACM Transactions on Embedded Computing Systems (TECS), vol.10, issue.2, p.17, 2010. ,
Synthesis of parallel hardware implementations from synchronous dataflow graph specifications, Signals, Systems and Computers Conference Record of the Thirtieth Asilomar Conference on, pp.1340-1343, 1996. ,
Operational semantics of hybrid systems Document generated with L AT E X and: the L AT E X style for PhD Thesis created by S. Galland ? http://www.multiagent.fr/ThesisStyle the tex-upmethodology package suite ? http, 2007. ,