Skip to Main content Skip to Navigation

Architecture and Programming Model Support For Reconfigurable Accelerators in Multi-Core Embedded Systems

Satyajit Das 1, 2
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance
Abstract : Emerging trends in embedded systems and applications need high throughput and low power consumption. Due to the increasing demand for low power computing and diminishing returns from technology scaling, industry and academia are turning with renewed interest toward energy efficient hardware accelerators. The main drawback of hardware accelerators is that they are not programmable. Therefore, their utilization can be low as they perform one specific function and increasing the number of the accelerators in a system on chip (SoC) causes scalability issues. Programmable accelerators provide flexibility and solve the scalability issues. Coarse-Grained Reconfigurable Array (CGRA) architecture consisting of several processing elements with word level granularity is a promising choice for programmable accelerator. Inspired by the promising characteristics of programmable accelerators, potentials of CGRAs in near threshold computing platforms are studied and an end-to-end CGRA research framework is developed in this thesis. The major contributions of this framework are: CGRA design, implementation, integration in a computing system, and compilation for CGRA. First, the design and implementation of a CGRA named Integrated Programmable Array (IPA) is presented. Next, the problem of mapping applications with control and data flow onto CGRA is formulated. From this formulation, several efficient algorithms are developed using internal resources of a CGRA, with a vision for low power acceleration. The algorithms are integrated into an automated compilation flow. Finally, the IPA accelerator is augmented in PULP - a Parallel Ultra-Low-Power Processing-Platform to explore heterogeneous computing.
Complete list of metadatas
Contributor : Satyajit Das <>
Submitted on : Friday, June 29, 2018 - 4:04:56 PM
Last modification on : Friday, September 25, 2020 - 3:35:46 AM
Long-term archiving on: : Thursday, September 27, 2018 - 7:41:11 AM


Files produced by the author(s)


  • HAL Id : tel-01826653, version 1


Satyajit Das. Architecture and Programming Model Support For Reconfigurable Accelerators in Multi-Core Embedded Systems. Hardware Architecture [cs.AR]. Université Bretagne Sud, 2018. English. ⟨tel-01826653⟩



Record views


Files downloads