Skip to Main content Skip to Navigation

Hardware Implementation of Pseudo Random Number Generator Based on Chaotic Iterations

Abstract : In this thesis, we designed pseudo-random number generators (PRNGs) based on chaotic iterations to be deployed on hardware support such as FPGA or ASIC. These generators can be seen as post-processing of existing generators and thus transform a sequence of numbers, the input, into another, the output. The dependency between these two sequences has been proven chaotic according to Devaney: the effects of one bit change in the input cannot be predicted in the long term on output. Through the hardware implementations, we have been able to provide compact, very high speed, secure and reconfigurable PRNGs. A state of the art of the hardware implementations of PRNG’s was first carried out. All of them have been compared, after being fully implemented in FPGA, in a complete platform that we created. This last one allowed to compare the different hardware PRNGs, and in particular to carry out statistical tests on the outputs. New generators based on chaotic iterations (CI) were then designed and integrated into this platform. The embedded iterated function is built by removing an Hamiltonian cycle from an N-cube, the whole being followed by a permutation. Resulting generators generally have a better statistical profile than embedded ones, while running at a similar speed. Among the PRNGs able to pass the most difficult battery of statistical tests (TESTU01), those ones are the fastest in the world and the only ones to be chaotic. We have finally implemented them on numerous hardware supports: 65-nm ASIC circuit and FPGA Zynq.
Complete list of metadatas

Cited literature [157 references]  Display  Hide  Download
Contributor : Mohammed Bakiri <>
Submitted on : Saturday, March 24, 2018 - 8:37:15 PM
Last modification on : Wednesday, September 16, 2020 - 10:42:49 AM
Long-term archiving on: : Thursday, September 13, 2018 - 8:43:23 AM


Files produced by the author(s)


  • HAL Id : tel-01742424, version 1


Mohammed Bakiri. Hardware Implementation of Pseudo Random Number Generator Based on Chaotic Iterations. Cryptography and Security [cs.CR]. Université Bourgogne Franch-Comté, 2018. English. ⟨tel-01742424⟩



Record views


Files downloads