,
, DistemC: a Parallel Simulation Infrastructure
,
,
, Process Network. 90, 91, 97, 99, vol.107, p.128
, , vol.22, p.80
, MPP Massively Parallel Processing, p.65
, MPSoC Multi-Processor System on Chip, vol.64
, NoC Network on Chip, vol.65, p.76
, OS Operating System, vol.16, p.128
, OSCI Open SystemC Initiative, vol.22
, PDES Parallel Discrete Event Simulation, vol.64, p.79
, , vol.110, p.134
, RTL Register Transfer Level, vol.12, p.129
, SLDL System-Level Description Language, vol.82
, SMP Symmetric Multi-Processing, vol.64
, TLM Transaction Level Modeling. 13, vol.19, p.129
, , vol.110, p.134
, Revision of IEEE Std 1666-2005), pp.1-638, 2012.
, Parallel Programming with SystemC for Loosely Timed Models: A Non-Intrusive Approach, Design, Automation and Test in Europe (DATE), 2013.
URL : https://hal.archives-ouvertes.fr/hal-00761047
, Validation de Modèles de Systèmes sur Puce en Présence d'Ordonnancements Indéterministes et de Temps Imprécis, 2007.
, Techniques et Outils pour la Vérification de Systèmes-sur-Puce au Niveau Transaction, 2005.
, Séparation des Aspects Fonctionnels et non-Fonctionnels dans les Modèles Transactionnels des Systèmes sur Puce, 2008.
, Contributions to the Transaction-Level Modeling of Systems, 2011.
, Accélération des Simulations de Systèmes sur Puce au Niveau Transactionnel. Diplôme de Recherche Technologique (DRT), 2007.
, High-Level Synthesis: Past, Present, and Future, IEEE Design Test of Computers, vol.26, issue.4, pp.18-25, 2009.
, A Brief Introduction on Contemporary High-Level Synthesis, IEEE International Conference on IC Design Technology, pp.1-4, 2014.
, Acceleration of Microwave Imaging Algorithms for Breast Cancer Detection via High-Level Synthesis, IEEE International Conference on Computer Design (ICCD), pp.475-478, 2015.
, Is High Level Synthesis Ready for Business? A Computational Finance Case Study, International Conference on Field-Programmable Technology (FPT), pp.12-19, 2014.
, What Input Language is the Best Choice for High Level Synthesis (HLS)? In Design Automation Conference (DAC), pp.857-858, 2010.
, SycView: Visualize and Profile SystemC Simulations, Workshop on Design Automation for Understanding Hardware Designs, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01295282
, Challenges for the Parallelization of Loosely-Timed SystemC Programs, IEEE International Symposium on Rapid System Prototyping (RSP), 2015.
URL : https://hal.archives-ouvertes.fr/hal-01214891
, Parallel Simulation of Loosely Timed SystemC/TLM Programs: Challenges Raised by an Industrial Case Study, Electronics, vol.5, issue.2, p.22, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01321055
, Efficient Automatic Visualization of SystemC Designs, FDL, pp.646-658, 2003.
, SystemCXML: An Extensible SystemC Front end Using XML, FDL, pp.405-409, 2005.
, A Loosely-Coupled Graphical User Interface for Run-Time Control of SystemC Simulation Models. IJSSST, 2006.
, System Exploration of SystemC Designs, Emerging VLSI Technologies and Architectures, 2006.
, Visualization of SystemC Designs, Circuits and Systems (ISCAS), IEEE International Symposium on, pp.413-416, 2007.
, Hardware/Software Co-Visualization on the Electronic System Level using SystemC, International Conference on VLSI Design, 2016.
, Parallel Discrete-Event Simulation, 2010.
, A clustered manycore processor architecture for embedded and accelerated applications, IEEE High Performance Extreme Computing Conference (HPEC), pp.1-6, 2013.
, A Conservative Approach to SystemC Parallelization, Computational Science, ICCS, vol.3994, pp.653-660, 2006.
, parSC: Synchronous Parallel SystemC Simulation on Multi-core Host Architectures, Hardware/Software Codesign and System Synthesis, pp.241-246, 2010.
, Highly-Parallel Special-Purpose Multicore Architecture for SystemC/TLM Simulations, Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), International Conference on, pp.250-257, 2014.
URL : https://hal.archives-ouvertes.fr/cea-01817866
, SCGPSim: A Fast SystemC Simulator on GPUs, Asia and South Pacific Design Automation Conference (ASP-DAC), pp.149-154, 2010.
, Optimized Out-of-order Parallel Discrete Event Simulation Using Predictions, Design, Automation and Test in Europe (DATE), pp.3-8, 2013.
, Hybrid Analysis of SystemC Models for Fast and Accurate Parallel Simulation, Asia and South Pacific Design Automation Conference (ASP-DAC), pp.226-231, 2017.
, Adaptive Algorithm and Tool Flow for Accelerating SystemC on Many-Core Architectures. Microprocessors and Microsystems, pp.1063-1075, 2015.
, Relaxing Synchronization in a Parallel SystemC Kernel, Proceedings of the IEEE International Symposium on Parallel and Distributed Processing with Applications (ISPA), 2008.
DOI : 10.1109/ispa.2008.124
URL : https://hal.archives-ouvertes.fr/hal-01428323
, SAGA: SystemC Acceleration on GPU Architectures, Design Automation Conference (DAC), pp.115-120, 2012.
, An Efficient TLM/T Modeling and Simulation Environment Based on Conservative Parallel Discrete Event Principles, Design, Automation and Test in Europe (DATE), vol.1, pp.1-6, 2006.
DOI : 10.1109/date.2006.244003
URL : https://hal.archives-ouvertes.fr/hal-01338224
, Parallel Simulation of SystemC TLM 2.0 Compliant MPSoC on SMP Workstations, Design, Automation and Test in Europe (DATE), pp.606-609, 2010.
URL : https://hal.archives-ouvertes.fr/hal-00748083
, A SystemC TLM Framework for Distributed Simulation of Complex Systems with Unpredictable Communication, Design and Architectures for Signal and Image Processing (DASIP), pp.1-8, 2011.
DOI : 10.1109/dasip.2011.6136847
, Optimistic Parallelisation of SystemC, 2011.
, Distributed Loosely-Synchronized SystemC/TLM Simulations of Many-Processor Platforms, Forum on Specification and Design Languages (FDL), pp.1-8, 2014.
DOI : 10.1109/fdl.2014.7119360
, Dietmar Petras, and Hoffmann Andreas. legaSCi: Legacy SystemC Model Integration into Parallel SystemC Simulators, Proceedings of Parallel and Distributed Processing Symposium Workshops PhD Forum (IPDPSW), pp.2188-2193, 2013.
, Time-Decoupled Parallel SystemC Simulation, Design, Automation and Test in Europe (DATE), 2014.
DOI : 10.7873/date2014.204
, Parallel SystemC Simulation for ESL Design Using Flexible Time Decoupling, Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), International Conference on, pp.378-383, 2015.
DOI : 10.1109/samos.2015.7363702
, SystemC-Link: Parallel SystemC Simulation using Time-Decoupled Segments, Design, Automation and Test in Europe (DATE), 2016.
, Towards a Heterogeneous Simulation Kernel for System Level Models: A SystemC Kernel for Synchronous Data Flow Models, Proceedings of the 14th ACM Great Lakes symposium on VLSI, pp.248-253, 2004.
, Parallel and Distributed Simulation, Winter Simulation Conference (WSC), pp.45-59, 2015.
, Conservative Distributed Discrete Event Simulation with SystemC using Explicit Lookahead. Digital Force White Paper, 2004.
, A New Parallel SystemC Kernel Leveraging Manycore Architectures, Design, Automation and Test in Europe (DATE), 2016.
DOI : 10.3850/9783981537079_0325
URL : https://hal.archives-ouvertes.fr/cea-01843186
, Out-of-Order Parallel Simulation for ESL Design, Design, Automation and Test in Europe (DATE), pp.141-146, 2012.
, May-Happen-in-Parallel Analysis based on Segment Graphs for Safe ESL Models, Design, Automation and Test in Europe (DATE), pp.1-6, 2014.
DOI : 10.7873/date2014.300
URL : http://www.cecs.uci.edu/~doemer/pubs/DATE_14.pdf
, Parallel Simulation of Mixed-Abstraction SystemC Models on GPUs and Multicore CPUs, Asia and South Pacific Design Automation Conference (ASP-DAC), pp.455-460, 2012.
DOI : 10.1109/aspdac.2012.6164991
, SystemC Simulation on GP-GPUs: CUDA vs OpenCL, Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2012.
DOI : 10.1145/2380445.2380500
, jTLM: an Experimentation Framework for the Simulation of Transaction-Level Models of Systems-on-Chip, Design, Automation and Test in Europe (DATE), 2011.
, Multi-Core Parallel Simulation of System-Level Description Languages, Asia and South Pacific Design Automation Conference (ASP-DAC), 2011.
, Parallel Discrete Event Simulation of Transaction Level Models, Asia and South Pacific Design Automation Conference (ASP-DAC), pp.227-231, 2012.
, Cloning Parallel Simulations. ACM Transactions on Modeling and Computer Simulation, vol.11, issue.4, pp.378-407, 2001.
, The Semantics of a Simple Language for Parallel Programming. Information Processing, vol.74, pp.471-475, 1974.
, Bounded Scheduling of Process Networks, 1995.
, Lock-Free Data Structures. C/C++ User Journal, 2004.
, Retrieved from https://isocpp.org/std/the-standard, International Organization for Standardization, 2017.
, Correct and Efficient Bounded FIFO Queues, International Symposium on Computer Architecture and High Performance Computing, pp.144-151, 2013.
, Light64: Lightweight Hardware Support for Data Race Detection during Systematic Testing of Parallel Programs, p.42
, Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pp.541-552, 2009.
, Efficient Mutation Testing of Multithreaded Code. Software Testing, Verification and Reliability, vol.23, pp.375-403, 2013.
, Dekker's Mutual Exclusion Algorithm Made RW-Safe, Concurrency and Computation: Practice and Experience, vol.28, issue.1, pp.144-165, 2016.
, Realizing FIFO Communication When Mapping Kahn Process Networks onto the Cell, Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), International Conference on, pp.308-317, 2009.
, High-Level Synthesis Blue Book. Xlibris Corporation, 2010.
, Requirements on the Execution of Kahn Process Networks, pp.319-334, 2003.
, Evolution of Wireless Sensor Networks Towards the Internet of Things: A Survey, SoftCOM 2011, 19th International Conference on Software, Telecommunications and Computer Networks, pp.1-6, 2011.
, IoT Design Space Challenges: Circuits and Systems, Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers, pp.1-2, 2014.
DOI : 10.1109/vlsit.2014.6894411
URL : http://web.eecs.umich.edu/~prabal/pubs/papers/blaauw14iot.pdf
, The Internet of Things Vision: Key Features, Applications and Open Issues, Computer Communications, 2014.
, Principes et Réalisation d'une Interface de Synchronisation Interopérable entre Modèles de Calcul SystemC AMS pour le Prototypage Virtuel Optimisé de Systèmes Multi-Disciplines, 2016.
, Principes et Réalisation d'un Environnement de Prototypage Virtuel de Systèmes Hétérogènes Composables, 2017.
, Development and Implementation of a MotionJPEG Capable JPEG Decoder in Hardware, 2008.