M. Baykan, Physical insights on comparable electron transport in (100) and (110) double-gate fin field-effect transistors, Applied Physics Letters, vol.100, issue.12, pp.123502-2012
DOI : 10.1103/PhysRevB.69.115201

Y. Niquet, Effects of Strain on the Carrier Mobility in Silicon Nanowires, Nano Letters, vol.12, issue.7, pp.3545-3550
DOI : 10.1021/nl3010995
URL : https://hal.archives-ouvertes.fr/hal-00787472

N. Neophytou, Atomistic simulations of low-field mobility in Si nanowires: Influence of confinement and orientation, Physical Review B, vol.84, issue.8, p.85313, 2011.
DOI : 10.1007/s11664-009-1035-5

V. Nguyen, Quantum Modeling of the Carrier Mobility in FDSOI Devices, IEEE Transactions on Electron Devices, vol.61, issue.9, pp.3096-3102, 2014.
DOI : 10.1109/TED.2014.2337713

J. Lee, Mobility analysis of surface roughness scattering in FinFET devices, Solid-State Electronics, vol.62, issue.1, pp.195-201, 2011.
DOI : 10.1016/j.sse.2011.04.020

C. Young, (110) and (100) Sidewall-oriented FinFETs: A performance and reliability investigation, Solid-State Electronics, vol.78, pp.2-10
DOI : 10.1016/j.sse.2012.05.045

J. Chen, Electron Mobility in Silicon Gate-All-Around [100]- and [110]-Directed Nanowire Metal???Oxide???Semiconductor Field-Effect Transistor on (100)-Oriented Silicon-on-Insulator Substrate Extracted by Improved Split Capacitance???Voltage Method, Japanese Journal of Applied Physics, vol.48, issue.1, p.11205, 2009.
DOI : 10.1143/JJAP.48.011205

J. Pelloux-prayer, Strain effect on mobility in nanowire MOSFETs down to 10 nm width: Geometrical effects and piezoresistive model, Solid-State Electronics, vol.125, pp.175-181, 2016.
DOI : 10.1016/j.sse.2016.09.002

L. Sekaric, Size-dependent modulation of carrier mobility in top-down fabricated silicon nanowires, Applied Physics Letters, vol.2006, issue.2, p.23113, 2009.
DOI : 10.1063/1.1762695

T. Rudenko, Carrier Mobility in Undoped Triple-Gate FinFET Structures and Limitations of Its Description in Terms of Top and Sidewall Channel Mobilities, IEEE Transactions on Electron Devices, vol.55, issue.12, pp.3532-3541, 2008.
DOI : 10.1109/TED.2008.2006776

A. G. Ruiz, A Comprehensive Study of the Corner Effects in Pi-Gate MOSFETs Including Quantum Effects, IEEE Transactions on Electron Devices, vol.54, issue.12, pp.3369-3377, 2007.
DOI : 10.1109/TED.2007.909206

Z. Zheng, A Simple Interpolation Model for the Carrier Mobility in Trigate and Gate-All-Around Silicon NWFETs, IEEE Transactions on Electron Devices, vol.64, issue.6, pp.2485-2491
DOI : 10.1109/TED.2017.2691406

O. Gunawan, Measurement of Carrier Mobility in Silicon Nanowires, Nano Letters, vol.8, issue.6, pp.1566-71, 2008.
DOI : 10.1021/nl072646w

L. Bourdet, Contact resistances in trigate and FinFET devices in a non-equilibrium Green's functions approach, Journal of Applied Physics, vol.119, issue.8, pp.84503-2016
DOI : 10.1109/TED.2008.2011682

M. Cassé, Carrier transport in HfO/sub 2//metal gate MOSFETs: physical insight into critical parameters, IEEE Transactions on Electron Devices, vol.53, issue.4, pp.759-768, 2006.
DOI : 10.1109/TED.2006.870888

L. Thevenod, Influence of TiN metal gate on Si/SiO2 surface roughness in N and PMOSFETs, Microelectronic Engineering, vol.80, pp.11-14, 2005.
DOI : 10.1016/j.mee.2005.04.037
URL : https://hal.archives-ouvertes.fr/hal-00146549

I. Tienda-luna, Surface roughness scattering model for arbitrarily oriented silicon nanowires, Journal of Applied Physics, vol.110, issue.8, p.84514, 2011.
DOI : 10.1109/TED.2010.2068990

S. Adachi, Properties of Semiconductor Alloys : Group-IV, III-V and II-VI Semiconductors, 2009.
DOI : 10.1002/9780470744383

K. Ahmed and K. Schuegraf, Transistor wars, IEEE Spectrum, vol.48, issue.11, pp.50-66, 2011.
DOI : 10.1109/MSPEC.2011.6056626

T. Ando, A. B. Fowler, and F. Stern, Electronic properties of two-dimensional systems, Reviews of Modern Physics, vol.21, issue.36, p.437, 1982.
DOI : 10.1103/PhysRev.148.741

. Kah-wee, K. Ang, V. Chui, C. Bliznetsov, A. Tung et al., Lattice strain analysis of transistor structures with silicon germanium and silicon carbon source drain stressors, Applied Physics Letters, vol.86, issue.9en, p.93102, 2005.

S. Bangsaruntip, A. Majumdar, G. M. Cohen, S. U. Engelmann, Y. Zhang et al., Gate-all-around silicon nanowire 25-stage CMOS ring oscillators with diameter down to 3 nm, 2010 Symposium on VLSI Technology, pp.21-22, 2010.
DOI : 10.1109/VLSIT.2010.5556136

S. Barraud, R. Coquand, V. Maffini-alvaro, M. Samson, J. Hartmann et al., Scaling of ?-gate SOI nanowire N-and P-FET down to 10nm gate length : Size-and orientation-dependent strain effects, pp.230-231, 2013.

S. Barraud, R. Lavieville, C. Tabone, F. Allain, M. Casse et al., Strained Silicon Directly on Insulator N- and P-FET nanowire transistors, 2014 15th International Conference on Ultimate Integration on Silicon (ULIS), pp.65-68, 2014.
DOI : 10.1109/ULIS.2014.6813907

S. Barraud, E. Sarrazin, and A. Bournel, Temperature and size dependences of electrostatics and mobility in gate-all-around MOSFET devices, Semiconductor Science and Technology, vol.26, issue.2, pp.26-025001, 2011.
DOI : 10.1088/0268-1242/26/2/025001

M. Baykan, S. Thompson, and T. Nishida, Strain effects on three-dimensional, two-dimensional, and one-dimensional silicon logic devices: Predicting the future of strained silicon, Journal of Applied Physics, vol.2007, issue.9, p.93716, 2010.
DOI : 10.1063/1.3050527

O. Mehmet, S. E. Baykan, T. Thompson, and . Nishida, Strain effects on three-dimensional, two-dimensional, and one-dimensional silicon logic devices : Predicting the future of strained silicon, Journal of Applied Physics, vol.108, issue.9en, p.93716, 2010.

R. E. Beaty, R. C. Jaeger, J. C. Suhling, R. W. Johnson, and R. D. Butler, Evaluation of piezoresistive coefficient variation in silicon stress sensors using a four-point bending test fixture, IEEE Transactions on Components, Hybrids, and Manufacturing Technology, vol.15, issue.5, pp.904-914, 1992.
DOI : 10.1109/33.180057

S. Bengtsson, Wafer bonding and smartcut for formation of silicon-on-insulator materials, Solid-State and Integrated Circuit Technology, Proceedings. 1998 5th International Conference on, pp.745-748, 1998.

M. Bohr, R. Chau, T. Ghani, and K. Mistry, The High-k Solution, IEEE Spectrum, vol.44, issue.10, pp.29-35, 2007.
DOI : 10.1109/MSPEC.2007.4337663

L. Bourdet, J. Li, J. Pelloux-prayer, F. Triozon, M. Casse et al., Contact resistances in trigate and FinFET devices in a non-equilibrium Green's functions approach, Journal of Applied Physics, vol.119, issue.8, p.84503, 2016.
DOI : 10.1109/TED.2008.2011682

T. Tung, D. Bui, K. Viet-dao, T. Nakamura, S. Toriyama et al., Characterization of the piezoresistive effect and temperature coefficient of resistance in single crystalline silicon nanowires, Micro-NanoMechatronics and Human Science, MHS 2009. International Symposium on, pp.462-466, 2009.

M. Casse, S. Barraud, C. Le-royer, M. Koyama, R. Coquand et al., Poiroux, and others, Study of piezoresistive properties of advanced CMOS transistors : thin film SOI, SiGe/SOI, unstrained and strained Tri-Gate Nanowires, Electron Devices Meeting (IEDM), pp.2012-2040, 2012.

M. Cassé, L. Thevenod, B. Guillaumot, L. Tosti, F. Martin et al., Carrier transport in HfO/sub 2//metal gate MOSFETs: physical insight into critical parameters, IEEE Transactions on Electron Devices, vol.53, issue.4, pp.759-768, 2006.
DOI : 10.1109/TED.2006.870888

M. Casse, L. Hutin, C. L. Royer, D. Cooper, J. Hartmann et al., Experimental Investigation of Hole Transport in Strained $\hbox{Si}_{1 - x}\hbox{Ge}_{x}/\hbox{SOI}$ pMOSFETs???Part I: Scattering Mechanisms in Long-Channel Devices, IEEE Transactions on Electron Devices, vol.59, issue.2, pp.316-325, 2012.
DOI : 10.1109/TED.2011.2175735

L. Chang, M. Ieong, and M. Yang, CMOS Circuit Performance Enhancement by Surface Orientation Optimization, IEEE Transactions on Electron Devices, vol.51, issue.10, pp.1621-1627, 2004.
DOI : 10.1109/TED.2004.834912

A. Chaudhry, J. N. Roy, and G. Joshi, Nanoscale strained-Si MOSFET physics and modeling approaches: a review, Journal of Semiconductors, vol.31, issue.10, 2010.
DOI : 10.1088/1674-4926/31/10/104001

S. Cheng, M. H. Lee, S. T. Chang, C. Lin, K. Chen et al., Uniaxial stress effect and hole mobility in high-Ge content strained SiGe (110) P-channel metal oxide semiconductor field effect transistors, Thin Solid Films, vol.544, pp.487-490, 2013.
DOI : 10.1016/j.tsf.2013.02.070

W. T. Chiang, J. W. Pan, P. W. Liu, C. H. Tsai, C. T. Tsai et al., Strain Effects of Si and SiGe Channel on (100) and (110) Si Surfaces for Advanced CMOS Applications, 2007 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA), pp.1-2, 2007.
DOI : 10.1109/VTSA.2007.378930

C. N. Chleirigh, N. D. Theodore, H. Fukuyama, S. Mure, H. Ehrke et al., Thickness Dependence of Hole Mobility in Ultrathin SiGe-Channel p-MOSFETs, IEEE Transactions on Electron Devices, vol.55, issue.10, pp.2687-2694, 2008.
DOI : 10.1109/TED.2008.2003228

M. Chu, T. Nishida, X. Lv, N. Mohta, and S. E. Thompson, Comparison between high-field piezoresistance coefficients of Si metal-oxidesemiconductor field-effect transistors and bulk Si under uniaxial and biaxial stress, Journal of Applied Physics, vol.103, issue.11, 2008.

J. Colinge, A. J. Quinn, L. Floyd, G. Redmond, J. C. Alderman et al., Low-temperature electron mobility in Trigate SOI MOSFETs, IEEE Electron Device Letters, vol.27, issue.2, pp.27-120, 2006.
DOI : 10.1109/LED.2005.862691

J. Colinge, FinFETs and other multi-gate transistors, p.2007
DOI : 10.1007/978-0-387-71752-4

D. Cooper, T. Denneulin, J. Barnes, J. Hartmann, L. Hutin et al., Strain mapping with nm-scale resolution for the silicon-on-insulator generation of semiconductor devices by advanced electron microscopy, Journal of Applied Physics, vol.112, issue.12, p.124505, 2012.
DOI : 10.1063/1.3625262

R. Coquand, S. Barraud, M. Cassé, M. Koyama, M. Samson et al., De Salvo, Low-Temperature Transport Characteristics in SOI and sSOI Nanowires Down to 8nm Width : Evidence of I DS and Mobility Oscillations, Proceedings of European Solid-State Device Research Conference, pp.198-201, 2013.

R. Coquand, S. Barraud, M. Casse, P. Leroux, C. Vizioz et al., Scaling of high-k/metal-gate Trigate SOI nanowire transistors down to 10nm width, Proceedings ULIS, 2012, pp.37-40

R. Coquand, M. Casse, S. Barraud, D. Cooper, V. Maffini-alvaro et al., Strain-Induced Performance Enhancement of Trigate and Omega-Gate Nanowire FETs Scaled Down to 10-nm Width, IEEE Transactions on Electron Devices, vol.60, issue.2, pp.727-732, 2013.
DOI : 10.1109/TED.2012.2231684
URL : https://hal.archives-ouvertes.fr/hal-01017518

R. Coquand, Demonstration de l'interêt des dispositifs multi-grilles auto-alignees pour les nø euds sub-10nm, 2013.

R. Courtland, 3D transistors for all, IEEE Spectrum, pp.11-12, 2014.

S. Datta, Recent Advances in High Performance CMOS Transistors: From Planar to Non-Planar, Interface magazine, vol.22, issue.1, pp.41-46, 2013.
DOI : 10.1149/2.F04131if

E. De-haro, Moore ' s Law ' s Next Step, IEEE Spectrum, pp.52-53, 2017.

B. Desalvo, P. Morin, M. Pala, G. Ghibaudo, O. Rozeau et al., A mobility enhancement strategy for sub-14nm power-efficient FDSOI technologies, 2014 IEEE International Electron Devices Meeting, pp.7-9, 2014.
DOI : 10.1109/IEDM.2014.7047002

L. Donetti, F. Gamiz, S. Thomas, T. E. Whall, D. R. Leadley et al., Hole effective mass in silicon inversion layers with different substrate orientations and channel directions, Journal of Applied Physics, vol.110, issue.6, pp.110-063711, 2011.
DOI : 10.1063/1.3176498

I. Ferain, C. Colinge, and J. Colinge, Multigate transistors as the future of classical metal???oxide???semiconductor field-effect transistors, Nature, vol.51, issue.7373, pp.310-316, 2011.
DOI : 10.1016/j.sse.2006.11.013

F. Ferdousi, R. Rios, and K. J. Kuhn, Improved MOSFET characterization technique for single channel length, scaled transistors, Solid-State Electron, pp.44-46, 2015.

M. V. Fischetti and S. E. Laux, Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys, Journal of Applied Physics, vol.63, issue.4, p.2234, 1996.
DOI : 10.1063/1.110337

D. Fleury, G. Bidal, A. Cros, F. Boeuf, T. Skotnicki et al., New experimental insight into ballisticity of transport in strained bulk MOSFETs, Symp. on VLSI Technol. Dig. of Technical Papers, pp.16-17, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00604249

C. Gallon, G. Reimbold, G. Ghibaudo, R. A. Bianchi, R. Gwoziecki et al., Electrical Analysis of Mechanical Stress Induced by STI in Short MOSFETs Using Externally Applied Stress, IEEE Transactions on Electron Devices, vol.51, issue.8, pp.1254-1261, 2004.
DOI : 10.1109/TED.2004.831358

T. Ghani, M. Armstrong, C. Auth, M. Bost, P. Charvat et al., A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors SiGe SiGe, IEDM Tech. Dig, pp.11-17, 2003.
DOI : 10.1109/iedm.2003.1269442

G. Ghibaudo, New method for the extraction of MOSFET parameters, Electronics Letters, vol.24, issue.9, pp.543-545, 1988.
DOI : 10.1049/el:19880369
URL : https://hal.archives-ouvertes.fr/jpa-00227914

G. Ghibaudo, M. Mouis, L. Pham-nguyen, K. Bennamane, I. Pappas et al., Electrical transport characterization of nano CMOS devices with ultra-thin silicon film, 2009 International Workshop on Junction Technology, pp.58-63, 2009.
DOI : 10.1109/IWJT.2009.5166220
URL : https://hal.archives-ouvertes.fr/hal-00603879

M. Guarnieri, The Unreasonable Accuracy of Moore's Law, IEEE Industrial Electronics Magazine, pp.40-43, 2016.

O. Gunawan, L. Sekaric, A. Majumdar, M. Rooks, J. Appenzeller et al., Measurement of Carrier Mobility in Silicon Nanowires, Nano Letters, vol.8, issue.6, pp.1566-71, 2008.
DOI : 10.1021/nl072646w

L. Hutin, C. Le-royer, F. Andrieu, O. Weber, M. Cassé et al., Dual Strained Channel co-integration into CMOS, RO and SRAM cells on FDSOI down to 17nm gate length, 2010 International Electron Devices Meeting, pp.253-256, 2010.
DOI : 10.1109/IEDM.2010.5703338

A. Oudrhiri, Compréhension de l'apport des contraintes mécaniques sur les performances électriques des transistors avancés sur soi, 2016.

M. Ieong, B. Doris, J. Kedzierski, K. Rim, and M. Yang, Silicon Device Scaling to the Sub-10-nm Regime, Science, vol.306, issue.5704, pp.2057-2060, 2004.
DOI : 10.1126/science.1100731

T. Ishihara, K. Matsuzawa, M. Takayanagi, and S. Takagi, Comprehensive Understanding of Electron and Hole Mobility Limited by Surface Roughness Scattering in Pure Oxides and Oxynitrides Based on Correlation Function of Surface Roughness, Japanese Journal of Applied Physics, vol.41, issue.Part 1, No. 4B, pp.2353-2358, 2002.
DOI : 10.1143/JJAP.41.2353

Y. Jeong, J. Chen, T. Saraya, and T. Hiramoto, Uniaxial strain effects on silicon nanowire pMOSFET and single-hole transistor at room temperature, 2008 IEEE International Electron Devices Meeting, pp.1-4, 2008.
DOI : 10.1109/IEDM.2008.4796808

Y. Kanda, A graphical representation of the piezoresistance coefficients in silicon, IEEE Transactions on Electron Devices, vol.29, issue.1, pp.64-70, 1982.
DOI : 10.1109/T-ED.1982.20659

T. A. Karatsori, C. G. Theodorou, E. G. Ioannidis, S. Haendler, E. Josse et al., Full gate voltage range Lambert-function based methodology for FDSOI MOSFET parameter extraction, Solid-State Electronics, vol.111, pp.123-128, 2015.
DOI : 10.1016/j.sse.2015.06.002

M. Koyama, M. Casse, R. Coquand, S. Barraud, C. Vizioz et al., Study of carrier transport in strained and unstrained SOI tri-gate and omega-gate silicon nanowire MOSFETs, Solid-State Electron, pp.46-52, 2013.

K. J. Kuhn, Considerations for Ultimate CMOS Scaling, IEEE Transactions on Electron Devices, vol.59, issue.7, pp.1813-1828, 2012.
DOI : 10.1109/TED.2012.2193129

C. , L. Royer, A. Villalon, M. Cassé, D. Cooper et al., First Demonstration of Ultrathin Body c-SiGe Channel FDSOI pMOSFETs combined with SiGe( :B) RSD : Drastic Improvement of Electrostatics (V th, DIBL) and Transport (µ 0 , I sat ) Properties down to 23nm Gate Length, pp.394-397, 2011.

C. W. Liu, S. Maikap, and C. Yu, Mobility enhancement technologies, IEEE Circuits and Devices Magazine, vol.21, issue.3, pp.21-36, 2005.

A. Lochtefeld and D. A. Antoniadis, Investigating the relationship between electron mobility and velocity in deeply scaled NMOS via mechanical stress, IEEE Electron Device Letters, vol.22, issue.12, pp.591-593, 2001.
DOI : 10.1109/55.974587

]. A. Lochtefeld, I. J. Djomehri, G. Samudra, and D. A. , New insights into carrier transport in n-MOSFETs, IBM Journal of Research and Development, vol.46, issue.2.3, pp.347-357, 2002.
DOI : 10.1147/rd.462.0347

M. Lundstrom, Fundamentals of carrier transport, Device Physics at the Scaling Limit : What Matters, pp.0-789, 2000.
DOI : 10.1017/CBO9780511618611

M. Lundstrom, Fundamentals of carrier transport, p.2000
DOI : 10.1017/CBO9780511618611

C. Mack, Fifty Years of Moore's Law, IEEE Transactions on Semiconductor Manufacturing, vol.24, issue.2, pp.202-207, 2011.
DOI : 10.1109/TSM.2010.2096437

A. Matthiessen and C. Vogt, On the Influence of Temperature on the Electric Conducting-Power of Alloys, Philosophical Transactions of the Royal Society of London, vol.154, issue.0, pp.167-200, 1864.
DOI : 10.1098/rstl.1864.0004

S. Nakaharai, T. Tezuka, N. Sugiyama, Y. Moriyama, and S. Takagi, Characterization of 7-nm-thick strained Ge-on-insulator layer fabricated by Ge-condensation technique, Applied Physics Letters, vol.85, issue.17, pp.3516-3518, 2003.
DOI : 10.1016/S0921-5107(01)00843-1

F. Viet-hung-nguyen, F. D. Triozon, Y. Bonnet, and . Niquet, Performances of Strained Nanowire Devices: Ballistic Versus Scattering-Limited Currents, IEEE Transactions on Electron Devices, vol.60, issue.5, pp.1506-1513, 2013.
DOI : 10.1109/TED.2013.2248734

Y. Niquet, C. Delerue, and C. Krzeminski, Effects of Strain on the Carrier Mobility in Silicon Nanowires, Effects of Strain on the Carrier Mobility in Silicon Nanowires, pp.3545-3550, 2012.
DOI : 10.1021/nl3010995
URL : https://hal.archives-ouvertes.fr/hal-00787472

A. Idrissi-el-oudrhiri, S. Martinie, J. Barbe, O. Rozeau, C. L. Royer et al., Pelloux-Prayer, M. Casse, and M. Mouis, Mechanical simulation of stress engineering solutions in highly strained p-type FDSOI MOSFETs for 14-nm node and beyond, pp.206-209, 2015.

J. Pelloux-prayer, M. Casse, S. Barraud, P. Nguyen, M. Koyama et al., Study of the piezoresistive properties of NMOS and PMOS Omega-gate SOI nanowire transistors : Scalability effects and high stress level, pp.20-25, 2014.

J. Pelloux-prayer, M. Casse, S. Barraud, J. Rouviere, and G. Reimbold, Characterization of piezoresistive coefficients in silicon nanowire transistors, 2014 15th International Conference on Ultimate Integration on Silicon (ULIS), pp.49-52, 2014.
DOI : 10.1109/ULIS.2014.6813903

J. Pelloux-prayer, M. Casse, S. Barraud, F. Triozon, Z. Zeng et al., Transport in TriGate nanowire FET: Cross-section effect at the nanometer scale, 2016 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), pp.1-2, 2016.
DOI : 10.1109/S3S.2016.7804374

J. Pelloux-prayer, M. Casse, F. Triozon, S. Barraud, Y. Niquet et al., Strain effect on mobility in nanowire MOSFETs down to 10nm width: Geometrical effects and piezoresistive model, 2015 45th European Solid State Device Research Conference (ESSDERC), pp.210-213, 2015.
DOI : 10.1109/ESSDERC.2015.7324752

J. D. Plummer and P. B. Griffin, Material and process limits in silicon VLSI technology, Proceedings of the IEEE, pp.240-258, 2001.
DOI : 10.1109/5.915373

S. Richard, F. Aniel, G. Fishman, and N. Cavassilas, Energy-band structure in strained silicon: A 20-band k???p and Bir???Pikus Hamiltonian model, Journal of Applied Physics, vol.47, issue.3, p.1795, 2003.
DOI : 10.1088/0268-1242/12/12/001

F. Rochette, Etude et caractérisation de l'influence des contraintes mécaniques sur les propriétés de transport électronique dans les architectures MOS avancées, 2008.

F. Rochette, M. Cassé, M. Mouis, D. Blachier, C. Leroux et al., Electron mobility enhancement in uniaxially strained MOSFETs: Extraction of the effective mass variation, 2006 European Solid-State Device Research Conference, pp.93-96, 2006.
DOI : 10.1109/ESSDER.2006.307646
URL : https://hal.archives-ouvertes.fr/hal-00147168

F. Rochette, M. Casse, M. Mouis, A. Haziot, T. Pioger et al., Piezoresistance effect of strained and unstrained fully-depleted silicon-on-insulator MOSFETs integrating a HfO2/TiN gate stack, Solid-State Electronics, vol.53, issue.3, pp.392-396, 2009.
DOI : 10.1016/j.sse.2009.01.017

O. Roux-dit-buisson, G. Ghibaudo, and J. Brini, Sensitive differential method for the extraction of the mobility variation in uniformly degraded MOS transistors, IEE Proceedings G (Circuits, Devices and Systems), pp.123-126, 1993.
DOI : 10.1049/ip-g-2.1993.0019

T. Rudenko, V. Kilchytska, N. Collaert, and M. Jurczak, Carrier Mobility in Undoped Triple-Gate FinFET Structures and Limitations of Its Description in Terms of Top and Sidewall Channel Mobilities, IEEE Transactions on Electron Devices, vol.55, issue.12, pp.3532-3541, 2008.
DOI : 10.1109/TED.2008.2006776

M. Saitoh, Y. Nakabayashi, K. Ota, K. Uchida, and T. Numata, Understanding of short-channel mobility in tri-gate nanowire MOSFETs and enhanced stress memorization technique for performance improvement, 2010 International Electron Devices Meeting, pp.34-37, 2010.
DOI : 10.1109/IEDM.2010.5703475

M. Shayegan, K. Karrai, Y. P. Shkolnikov, K. Vakili, E. P. De-poortere et al., tunable, uniaxial stress measurements in semiconductors using a piezoelectric actuator, Applied Physics Letters, vol.83, issue.25, p.5235, 2003.
DOI : 10.1103/PhysRev.174.823

K. Shin, W. Xiong, C. Y. Cho, C. R. Cleavelin, T. Schulz et al., Study of bending-induced strain effects on MuGFET performance, IEEE Electron Device Letters, vol.27, issue.8, pp.671-673, 2006.
DOI : 10.1109/LED.2006.878047

T. Signamarcheix, F. Andrieu, B. Biasse, M. Cassé, A. Papon et al., Fully depleted silicon on insulator MOSFETs on (110) surface for hybrid orientation technologies, Solid-State Electronics, vol.59, issue.1, pp.8-12, 2011.
DOI : 10.1016/j.sse.2011.01.013

T. Skotnicki, J. A. Hutchby, T. King, H. S. Wong, and F. Boeuf, The end of CMOS scaling, IEEE Circuits and Devices Magazine, vol.21, issue.1, pp.16-26, 2005.
DOI : 10.1109/MCD.2005.1388765

T. Skotnicki, Transistor MOS et sa technologie de fabrication, 2000.

C. S. Smith, Piezoresistance effect in germanium and silicon, Physical review, pp.94-136, 1954.

S. M. Sze and K. N. Kwok, Physics of semiconductor devices, 2006.

S. Takagi, A. Toriumi, M. Iwase, and H. Tango, On the universality of inversion layer mobility in Si MOSFET's: Part I-effects of substrate impurity concentration, IEEE Transactions on Electron Devices, vol.41, issue.12, pp.2357-2362, 1994.
DOI : 10.1109/16.337449

S. Takagi, J. L. Hoyt, J. J. Welser, and J. F. Gibbons, Comparative study of phonon???limited mobility of two???dimensional electrons in strained and unstrained Si metal???oxide???semiconductor field???effect transistors, Journal of Applied Physics, vol.48, issue.3, p.1567, 1996.
DOI : 10.1109/16.337449

S. Takagi, J. Koga, and A. Toriumi, Mobility Enhancement of SOI MOSFETs due to Subband Modulation in Ultrathin SOI Films, Japanese Journal of Applied Physics, vol.37, issue.Part 1, No. 3B, pp.1289-1294, 1998.
DOI : 10.1143/JJAP.37.1289

S. Takagi, A. Toriumi, M. Iwase, and H. Tango, On the universality of inversion layer mobility in Si MOSFET's: Part II-effects of surface orientation, IEEE Transactions on Electron Devices, vol.41, issue.12, pp.2363-2368, 1994.
DOI : 10.1109/16.337450

L. Thevenod, M. Cassé, M. Mouis, G. Reimbold, F. Fillot et al., Influence of TiN metal gate on Si/SiO2 surface roughness in N and PMOSFETs, Microelectronic Engineering, vol.80, pp.80-91, 2005.
DOI : 10.1016/j.mee.2005.04.037
URL : https://hal.archives-ouvertes.fr/hal-00146549

S. E. Thompson, M. Armstrong, C. Auth, M. Alavi, M. Buehler et al., A 90-nm Logic Technology Featuring Strained-Silicon, IEEE Transactions on Electron Devices, vol.51, issue.11, pp.1790-1797, 2004.
DOI : 10.1109/TED.2004.836648

E. X. Wang, P. Matagne, L. Shifren, B. Obradovic, R. Kotlyar et al., Physics of Hole Transport in Strained Silicon MOSFET Inversion Layers, IEEE Transactions on Electron Devices, vol.53, issue.8, pp.1840-1851, 2006.
DOI : 10.1109/TED.2006.877370

O. Weber, T. Irisawa, T. Numata, M. Harada, N. Taoka et al., Examination of Additive Mobility Enhancements for Uniaxial Stress Combined with Biaxially Strained Si, Biaxially Strained SiGe and Ge Channel MOSFETs, 2007 IEEE International Electron Devices Meeting, pp.719-722, 2007.
DOI : 10.1109/IEDM.2007.4419047

M. Wu and M. Chiang, Performance evaluation of stacked gate-all-around MOSFETs at 7 and 10 nm technology nodes, 2016 17th International Symposium on Quality Electronic Design (ISQED), pp.169-172, 2016.
DOI : 10.1109/ISQED.2016.7479195

N. Xu, Effectiveness of Strain Solutions for Next-Generation MOSFETs

K. S. Yi, K. Trivedi, H. C. Floresca, H. Yuk, W. Hu et al., Room-Temperature Quantum Confinement Effects in Transport Properties of Ultrathin Si Nanowire Field-Effect Transistors, Nano Letters, vol.11, issue.12, pp.5465-70, 2011.
DOI : 10.1021/nl203238e

C. Young, K. Akarvardar, M. O. Baykan, K. Matthews, I. Ok et al., (110) and (100) Sidewall-oriented FinFETs: A performance and reliability investigation, Solid-State Electronics, vol.78, issue.110, pp.2-10, 2012.
DOI : 10.1016/j.sse.2012.05.045

C. D. Young, M. O. Baykan, A. Agrawal, H. Madan, K. Akarvardar et al., Hussain, and others, Critical discussion on (100) and (110) orientation dependent transport : nmos planar and finfet, IEEE TED, vol.57, p.1567, 2011.

Z. Zeng, F. Triozon, S. Barraud, and Y. M. Niquet, A Simple Interpolation Model for the Carrier Mobility in Trigate and Gate-All-Around Silicon NWFETs, IEEE Transactions on Electron Devices, vol.64, issue.6, pp.2485-2491, 2017.
DOI : 10.1109/TED.2017.2691406