P. Henzinger, X. Ho, A. Nicollin, J. Olivero, S. Sifakis et al., The algorithmic analysis of hybrid systems

[. Audemard, A. Cimatti, A. Kornilowicz, and R. Sebastiani, Bounded Model Checking for Timed Systems, Formal Techniques for Networked and Distributed Systems -FORTE 2002, Proceedings, pp.243-259, 2002.
DOI : 10.1007/3-540-36135-9_16
URL : http://citeseerx.ist.psu.edu/viewdoc/;jsessionid=BE7A89499E1D47FAF55ADDC3EFC2D540

[. Abdellatif, J. Combaz, and J. Sifakis, Rigorous implementation of real-time systems ??? from theory to application, Mathematical Structures in Computer Science, vol.16, issue.04, p.12, 2013.
DOI : 10.1007/BFb0028726

[. Abdulla, J. Deneux, and P. Mahata, Closed, Open, and Robust Timed Networks, Electronic Notes in Theoretical Computer Science, vol.138, issue.3, pp.117-151, 2005.
DOI : 10.1016/j.entcs.2005.03.027
URL : https://doi.org/10.1016/j.entcs.2005.03.027

R. Alur and T. A. Henzinger, Reactive modules, Proceedings 11th Annual IEEE Symposium on Logic in Computer Science, pp.207-218, 1996.
DOI : 10.1109/LICS.1996.561320

[. Behrmann, P. Bouyer, E. Fleury, and K. Larsen, Static Guard Analysis in Timed Automata Verification, TACAS Proceedings, pp.254-277, 2003.
DOI : 10.1007/3-540-36577-X_18

[. Behrmann, P. Bouyer, K. G. Larsen, and R. Pelánek, Lower and upper bounds in zone-based abstractions of timed automata, International Journal on Software Tools for Technology Transfer, vol.1, issue.1???2, pp.204-215, 2006.
DOI : 10.1007/s100090050010

[. Bensalem, M. Bozga, T. Nguyen, and J. Sifakis, D-Finder: A Tool for Compositional Deadlock Detection and Verification, Proceedings of Computer Aided Verification, 21st International Conference, CAV, pp.614-619, 2009.
DOI : 10.1007/11817963_11
URL : https://hal.archives-ouvertes.fr/hal-00722550

[. Bensalem, M. Bozga, J. Sifakis, and T. Nguyen, Compositional verification for component-based systems and application, Proceedings of Automated Technology for Verification and Analysis, 6th International Symposium, ATVA, pp.64-79, 2008.
DOI : 10.1007/978-3-540-88387-6_7
URL : https://hal.archives-ouvertes.fr/hal-00359303

]. B. Bcc-+-02, P. Blanchet, R. Cousot, J. Cousot, L. Feret et al., Design and implementation of a specialpurpose static program analyzer for safety-critical real-time embedded software,f invited chapter, The Essence of Computation: Complexity, Analysis , Transformation. Essays Dedicated to Neil D. Jones, pp.85-108, 2002.

[. Biere, A. Cimatti, E. M. Clarke, and Y. Zhu, Symbolic model checking without bdds, Tools and Algorithms for Construction and Analysis of Systems, 5th International Conference, TACAS, pp.193-207, 1999.
DOI : 10.1007/3-540-49059-0_14

F. Bérard, S. Cassez, D. Haddad, . Lime, H. Olivier et al., Comparison of the Expressiveness of Timed Automata and Time Petri Nets, Formal Modeling and Analysis of Timed Systems, pp.211-225, 2005.
DOI : 10.1007/11603009_17

A. Benveniste, B. Caillaud, and R. Passerone, A generic model of contracts for embedded systems. CoRR, abs/0706, 1456.
URL : https://hal.archives-ouvertes.fr/inria-00153477

[. Bosnacki, D. Dams, and L. Holenderski, A heuristic for symmetry reductions with scalarsets, FME: Formal Methods for Increasing Software Productivity, International Symposium of Formal Methods Europe, Proceedings, pp.518-533, 2001.

S. Sebastian, A. Bauer, R. David, K. G. Hennicker, A. Larsen et al., Moving from specifications to contracts in component-based design, Fundamental Approaches to Software Engineering -15th International Conference Proceedings, pp.43-58, 2012.

M. Bozga, C. Daws, O. Maler, A. Olivero, S. Tripakis et al., Kronos: A model-checking tool for real-time systems, Computer Aided Verification, 10th International Conference, CAV, Proceedings, pp.546-550, 1998.
DOI : 10.1007/bfb0055357
URL : https://hal.archives-ouvertes.fr/hal-00374784

A. Benvenuti, L. Ferrari, E. Mangeruca, R. Mazzi, C. Passerone et al., A contract-based formalism for the specification of heterogeneous systems (invited) In Forum on specification and Design Languages, pp.142-147, 2008.

A. Bensalem, A. Griesmayer, and . Legay, Thanh-Hung Nguyen, and Doron Peled. Efficient deadlock detection for concurrent systems, MEMOCODE, pp.119-129, 2011.

[. Barringer, D. Giannakopoulou, and C. S. Pasareanu, Proof rules for automated compositional verification through learning, Workshop on Specification and Verification of Component Based Systems, Proceedings, 2003.

[. Bengtsson, B. Jonsson, J. Lilius, and W. Yi, Partial order reductions for timed systems, CONCUR Concurrency Theory, 9th International Conference, Proceedings, pp.485-500, 1998.
DOI : 10.1007/BFb0055643

A. Bouajjani, B. Jonsson, M. Nilsson, and T. Touili, Regular Model Checking, Computer Aided Verification, pp.403-418, 2000.
DOI : 10.1007/10722167_31
URL : https://hal.archives-ouvertes.fr/hal-00159512

[. Bertrand, A. Legay, S. Pinchinat, and J. Raclet, A Compositional Approach on Modal Specifications for Timed Systems, Formal Methods and Software Engineering, 11th International Conference on Formal Engineering Methods, ICFEM, Proceedings, pp.679-697, 2009.
DOI : 10.1007/978-3-642-10373-5_35
URL : https://hal.archives-ouvertes.fr/inria-00418855

[. Berthomieu and M. Menasche, An enumerative approach for analyzing time petri nets, Proceedings IFIP, 1983.

[. Ball, R. Majumdar, T. Millstein, K. Sriram, and . Rajamani, Automatic predicate abstraction of c programs, ACM SIGPLAN Notices, pp.203-213, 2001.

[. Bouyer, Forward analysis of updatable timed automata. Form
DOI : 10.1023/b:form.0000026093.21513.31
URL : http://www.lsv.ens-cachan.fr/Publis/PAPERS/Bou-FMSD2004.ps

[. Bobaru, C. S. Pasareanu, and D. Giannakopoulou, Automated assume-guarantee reasoning by abstraction refinement, Computer Aided Verification, 20th International Conference Proceedings, pp.135-148, 2008.

B. [. Buxton and . Randell, Report of a Conference Sponsored by the NATO Science Committee, Software Engineering Techniques, pp.27-31, 1969.

R. E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, vol.35, issue.8, pp.677-691, 1986.
DOI : 10.1109/TC.1986.1676819

[. Bornot and J. Sifakis, An algebraic framework for urgency. Information and Computation, 1998.
DOI : 10.1006/inco.2000.2999
URL : https://doi.org/10.1006/inco.2000.2999

[. Bornot and J. Sifakis, An Algebraic Framework for Urgency, Information and Computation, vol.163, issue.1, pp.172-202, 2000.
DOI : 10.1006/inco.2000.2999
URL : https://doi.org/10.1006/inco.2000.2999

J. Bengtsson and W. Yi, Timed Automata: Semantics, Algorithms and Tools, Proceedings of Lectures on Concurrency and Petri Nets, p.51, 2003.
DOI : 10.1007/978-3-540-27755-2_3

M. Jamieson, G. S. Cobleigh, L. A. Avrunin, and . Clarke, Breaking up is hard to do: An evaluation of automated assume-guarantee reasoning, ACM Trans. Softw. Eng. Methodol, vol.17, issue.2, p.2008

[. Cheng, L. Astefanoaei, S. Souha-ben-rayana, and . Bensalem, Timed orchestration for component-based systems

P. Cousot and R. Cousot, Abstract interpretation, Proceedings of the 4th ACM SIGACT-SIGPLAN symposium on Principles of programming languages , POPL '77, pp.238-252, 1977.
DOI : 10.1145/512950.512973
URL : https://hal.archives-ouvertes.fr/hal-00930103

E. M. Clarke, A. Fehnker, Z. Han, B. H. Krogh, J. Ouaknine et al., Abstraction and Counterexample-Guided Refinement in Model Checking of Hybrid Systems, International Journal of Foundations of Computer Science, vol.1694, issue.04, pp.583-604, 2003.
DOI : 10.1109/9.948467

E. Clarke, O. Grumberg, S. Jha, Y. Lu, and H. Veith, Counterexample-guided abstraction refinement, Computer aided verification, CAV, 2000.
DOI : 10.1109/time.2003.1214874

M. Jamieson, D. Cobleigh, C. S. Giannakopoulou, and . Pasareanu, Learning assumptions for compositional verification In Tools and Algorithms for the Construction and Analysis of Systems, 9th International Conference, TACAS 2003, Proceedings, pp.331-346, 2003.

[. Carioni, S. Ghilardi, and S. Ranise, MCMT in the land of parametrized timed automata, 6th International Verification Workshop, VERIFY, pp.47-64, 2010.

E. M. Clarke, 25 years of model checking, 2008.

E. M. Clarke, D. E. Long, and K. L. Mcmillan, Compositional model checking, [1989] Proceedings. Fourth Annual Symposium on Logic in Computer Science, pp.353-362, 1989.
DOI : 10.1109/LICS.1989.39190
URL : http://repository.cmu.edu/cgi/viewcontent.cgi?article=2888&context=compsci

[. Chandy and J. Misra, Parallel program design -a foundation, 1989.

[. Courcoubetis, Minimum and maximum delay problems in real-time systems, Computer Aided Verification Proceedings, pp.399-409, 1991.
DOI : 10.1007/BF00709157

M. Edmund, J. M. Clarke, and . Wing, Formal methods: State of the art and future directions, ACM Computing Surveys (CSUR), vol.28, issue.4, pp.626-643, 1996.

T. A. Luca-de-alfaro and . Henzinger, Interface automata, Proceedings of the 8th European Software Engineering Conference held jointly with 9th ACM SIGSOFT International Symposium on Foundations of Software Engineering, pp.109-120, 2001.

T. A. Luca-de-alfaro and . Henzinger, Interface theories for component-based design In Embedded Software, First International Workshop, Proceedings, pp.148-165, 2001.

T. A. Luca-de-alfaro, M. Henzinger, and . Stoelinga, Timed Interfaces, Embedded Software, Second International Conference, EM- SOFT 2002 Proceedings, pp.108-122, 2002.
DOI : 10.1007/3-540-45828-X_9

[. Dutertre and L. De-moura, The Yices SMT solver, 2006.

A. David, J. Håkansson, K. G. Larsen, and P. Pettersson, Minimal dbm substraction, Nordic Workshop on Programming Theory, p.46, 2004.

[. Dierks, S. Kupferschmid, and K. G. Larsen, Automatic Abstraction Refinement for Timed Automata, FORMATS, 2007.
DOI : 10.1007/978-3-540-75454-1_10
URL : http://www.informatik.uni-freiburg.de/~ki/papers/dierks-etal-formats2007.pdf

K. G. David, A. Larsen, U. Legay, A. Nyman, and . Wasowski, ECDAR: an environment for compositional [DY96] Conrado Daws and Sergio Yovine. Reducing the number of clock variables of timed automata, Proceedings of the 17th IEEE Real-Time Systems Symposium (RTSS '96), pp.73-81, 1996.
DOI : 10.1007/978-3-642-15643-4_29
URL : http://www.montefiore.ulg.ac.be/%7Elegay/papers/ATVA10.pdf

[. Fehnker, E. Clarke, S. Jha, and B. Krogh, Refining Abstractions of Hybrid Systems Using Counterexample Fragments, Hybrid Systems: Computation and Control
DOI : 10.1007/978-3-540-31954-2_16
URL : http://www.cse.unsw.edu/~ansgar/papers/nugar.pdf

T. Firley, M. Huhn, K. Diethers, T. Gehrke, and U. Goltz, Timed Sequence Diagrams and Tool-Based Analysis ??? A Case Study, Proceedings of the 2Nd International Conference on The Unified Modeling Language: Beyond the Standard, UML, pp.645-660, 1999.
DOI : 10.1007/3-540-46852-8_45
URL : http://www.cs.tu-bs.de/ips/firley/docs/FHDGG1999.ps.gz

[. Frehse, Z. Han, and B. Krogh, Assume-guarantee reasoning for hybrid I/O-automata by over-approximation of continuous interaction, 2004 43rd IEEE Conference on Decision and Control (CDC) (IEEE Cat. No.04CH37601), pp.479-484, 2004.
DOI : 10.1109/CDC.2004.1428676

R. W. Floyd, Algorithm 97: Shortest path, Communications of the ACM, vol.5, issue.6, pp.345-357, 1962.
DOI : 10.1145/367766.368168

[. Finkbeiner and S. Schewe, Bounded synthesis, International Journal on Software Tools for Technology Transfer, vol.3, issue.3:5, pp.519-539, 2013.
DOI : 10.1109/SFCS.1988.21948

D. Harel, Statecharts: a visual formalism for complex systems, Science of Computer Programming, vol.8, issue.3
DOI : 10.1016/0167-6423(87)90035-9
URL : https://doi.org/10.1016/0167-6423(87)90035-9

. Hbl-+-03-]-martijn, G. Hendriks, K. G. Behrmann, P. Larsen, F. W. Niebert et al., Adding symmetry reduction to uppaal, Formal Modeling and Analysis of Timed Systems: First International Workshop, FORMATS, pp.46-59, 2003.

. Carlson, Aurelien Monot, Paul Pettersson, and Davor Slutej. Component-based design and analysis of embedded systems with UPPAAL PORT, Automated Technology for Verification and Analysis, 6th International Symposium, ATVA, Proceedings, pp.252-257, 2008.

[. Hendriks, Enhancing uppaal by exploiting symmetry. Nijmegen Institute for Computing and Information Sciences, 2002.

A. Thomas, P. W. Henzinger, and . Kopke, Anuj Puri, and Pravin Varaiya. What's decidable about hybrid automata?, J. Comput. Syst. Sci, vol.57, pp.94-124, 1998.

[. Haar, L. Kaiser, F. Simonot-lion, and J. Toussaint, Equivalence of timed state machines and safe TPN, Sixth International Workshop on Discrete Event Systems, 2002. Proceedings., pp.119-124, 2002.
DOI : 10.1109/WODES.2002.1167678
URL : https://hal.archives-ouvertes.fr/inria-00100864

J. E. Hopcroft, R. Motwani, and J. D. Ullman, Introduction to automata theory, languages, and computation -international edition, 2003.
DOI : 10.1145/568438.568455

J. Gerard and . Holzmann, The model checker SPIN, IEEE Trans. Software Eng, vol.23, issue.5, pp.279-295, 1997.

J. Gerard, D. A. Holzmann, and . Peled, An improvement in formal verification In Formal Description Techniques VII, Proceedings of the 7th IFIP WG6.1 International Conference on Formal Description Techniques, pp.197-211, 1994.

[. Hune, J. Romijn, M. Stoelinga, and F. W. Vaandrager, Linear parametric model checking of timed automata In Tools and Algorithms for the Construction and Analysis of Systems Transitive closures of regular relations for verifying infinite-state systems, 7th International Conference, TACAS 2001 Held as Part of the Joint European [JN00] Bengt Jonsson and Marcus Nilsson Tools and Algorithms for the Construction and Analysis of Systems, pp.220-235, 2000.

C. B. Jones, Tentative steps toward a development method for interfering programs, ACM Transactions on Programming Languages and Systems, vol.5, issue.4, pp.596-619, 1983.
DOI : 10.1145/69575.69577
URL : http://staff.ustc.edu.cn/~xyfeng/reading/p596-jones-RG.pdf

J. Jiang, M. Pajic, and S. Moarref, Rajeev Alur, and Rahul Mangharam. Modeling and verification of a dual chamber implantable pacemaker, TACAS, 2012. (Cited on, p.146

A. Knapp, S. Merz, and C. Rauh, Model Checking Timed UML State Machines and Collaborations, Proceedings of the 7th International Symposium on Formal Techniques in Real-Time and Fault-Tolerant Systems: Co-sponsored by IFIP WG 2.2, FTRTFT '02, pp.395-416, 2002.
DOI : 10.1007/3-540-45739-9_23
URL : http://www4.in.tum.de/lehre/seminare/hs/WS0405/uml/KMR02.pdf

R. Koymans, Specifying real-time properties with metric temporal logic. Real-Time Systems, pp.255-299, 1990.
DOI : 10.1007/bf01995674

S. Kemper and A. Platzer, SAT-based Abstraction Refinement for Real-time Systems, Electronic Notes in Theoretical Computer Science, vol.182, pp.107-122, 2007.
DOI : 10.1016/j.entcs.2006.09.034
URL : https://doi.org/10.1016/j.entcs.2006.09.034

. W. Lal-+-14-]-s, E. Lin, Y. André, J. Liu, J. S. Sun et al., Learning assumptions for compositionalverification of timed systems, IEEE Transactions on Software Engineering, vol.40, issue.2, pp.137-153, 2014.

L. Lamport, Proving the Correctness of Multiprocess Programs, IEEE Transactions on Software Engineering, vol.3, issue.2
DOI : 10.1109/TSE.1977.229904

[. Lesens, N. Halbwachs, and P. Raymond, Automatic verification of parameterized networks of processes, Theoretical Computer Science, vol.256, issue.1-2, pp.113-144, 2001.
DOI : 10.1016/S0304-3975(00)00104-3
URL : https://hal.archives-ouvertes.fr/hal-00198649

[. Laroussinie, G. Kim, and . Larsen, CMC: A Tool for Compositional Model-Checking of Real-Time Systems, Formal Description Techniques and Protocol Specification, Testing and Verification, pp.439-456, 1998.
DOI : 10.1007/978-0-387-35394-4_27

[. Larsen, U. Nyman, and A. Wasowski, Interface Input/Output Automata, FM 2006: Formal Methods, 14th International Symposium on Formal Methods Proceedings, pp.82-97, 2006.
DOI : 10.1007/11813040_7

J. Kim-guldstrand-larsen, C. Pearson, W. Weise, and . Yi, Clock difference diagrams, Nord. J. Comput, vol.6, issue.3, pp.271-298, 1999.

[. Larsen, P. Pettersson, and W. Yi, Uppaal in a nutshell, International Journal on Software Tools for Technology Transfer, vol.1, issue.1-2, pp.134-152, 1997.
DOI : 10.1007/s100090050010

[. Lindahl, P. Pettersson, and W. Yi, Formal design and analysis of a gear controller, TACAS, p.145, 1998.
DOI : 10.1007/BFb0054178

. A. Nancy, R. Lynch, F. W. Segala, and . Vaandrager, Hybrid I/O automata, Inf. Comput, vol.185, issue.1, pp.105-157, 2003.

L. Kenneth and . Mcmillan, Symbolic model checking, 1993.

L. Kenneth and . Mcmillan, A compositional rule for hardware design refinement, Computer Aided Verification, 9th International Conference, CAV '97, Proceedings, pp.24-35, 1997.

[. Meyer, Applying 'design by contract', Computer, vol.25, issue.10, pp.40-51, 1992.
DOI : 10.1109/2.161279
URL : http://www.inf.ethz.ch/~meyer/publications/computer/contract.pdf

M. Minea, Partial order reduction for verification of timed systems, thesis, 1999.

[. Manna and A. Pnueli, Temporal verification of reactive systems -safety, a book, 1995.

[. Nguyen, Constructive Verification for Component-based Systems, a thesis report, Theses, Institut National Polytechnique de Grenoble -INPG, 2010.

[. Nam, P. Madhusudan, and R. Alur, Automatic symbolic compositional verification by learning assumptions. Formal Methods in System Design, pp.207-234, 2008.
DOI : 10.1007/s10703-008-0055-8

S. Susan, D. Owicki, and . Gries, Verifying properties of parallel programs: An axiomatic approach, Commun. ACM, vol.19, issue.5, pp.279-285, 1976.

[. Ober, S. Graf, and I. Ober, Validating timed UML models by simulation and verification, International Journal on Software Tools for Technology Transfer, vol.1, issue.3, pp.128-145, 2006.
DOI : 10.1007/s10009-005-0205-x
URL : http://www-omega.imag.fr/doc/d1000307_1/307-V1-22-Graf-timedUMLannotations.pdf

[. Prabhakar, P. Sridhar-duggirala, S. Mitra, and M. Viswanathan, Hybrid automata-based cegar for rectangular hybrid systems, Verification, Model Checking, and Abstract Interpretation, 2013.
DOI : 10.1007/s10703-015-0225-4

A. Doron and . Peled, All from one, one for all: on model checking using representatives, Computer Aided Verification, CAV, 1993, Proceedings, pp.409-423, 1993.

A. Doron and . Peled, Combining partial order reductions with on-thefly model-checking, Computer Aided Verification, 6th International Conference, CAV, Proceedings, pp.377-390, 1994.

C. S. Pasareanu, D. Giannakopoulou, M. Gheorghiu-bobaru, M. Jamieson, H. Cobleigh et al., Learning to divide and conquer: applying the l* algorithm to automate assumeguarantee reasoning. Formal Methods in System Design, pp.175-205, 2008.

A. Pnueli, The temporal logic of programs, 18th Annual Symposium on Foundations of Computer Science (sfcs 1977), pp.46-57, 1977.
DOI : 10.1109/SFCS.1977.32

]. A. Pnu85 and . Pnueli, Logics and models of concurrent systems. chapter In Transition from Global to Modular Temporal Reasoning About Programs, pp.123-144, 1985.

A. Pnueli, S. Ruah, and L. D. Zuck, Automatic Deductive Verification with Invisible Invariants, Proceedings of the 7th International Conference on Tools and Algorithms for the Construction and Analysis of Systems, pp.82-97, 2001.
DOI : 10.1007/3-540-45319-9_7
URL : http://www.wisdom.weizmann.ac.il/~sitvanit/tacas01.ps.Z

S. Quinton and S. Graf, Contract-Based Verification of Hierarchical Systems of Components, 2008 Sixth IEEE International Conference on Software Engineering and Formal Methods, pp.377-381, 2008.
DOI : 10.1109/SEFM.2008.28

[. Ramchandani, Analysis of asynchronous concurrent systems by timed petri nets, 1974.

[. Reich, Processes, Roles and Their Interactions, Proceedings of IWIGP, 2012
DOI : 10.1145/633617.803557
URL : http://arxiv.org/abs/1202.4508

L. Ronald, R. E. Rivest, and . Schapire, Inference of finite automata using homing sequences, Inf. Comput, vol.103, issue.2, pp.299-347, 1993.

J. Srba, Comparing the expressiveness of timed automata and timed extensions of petri nets. In Formal Modeling and Analysis of Timed Systems, pp.15-32, 2008.

E. W. Stark, A proof technique for rely/guarantee properties, Foundations of Software Technology and Theoretical Computer Science, Proceedings, pp.369-391, 1985.
DOI : 10.1007/3-540-16042-6_21
URL : http://bsd7.cs.sunysb.edu:18080/~stark/REPORTS/relyguar-revised.ps.gz

A. Triki, J. Combaz, and S. Bensalem, Optimized distributed implementation of timed component-based systems, 2015 ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE), pp.30-35
DOI : 10.1109/MEMCOD.2015.7340464

A. Triki, Optimized distributed implementation of timed component-based systems, 2015 ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE)
DOI : 10.1109/MEMCOD.2015.7340464

[. Thiele, E. Wandeler, and N. Stoimenov, Real-time interfaces for composing real-time systems, Proceedings of the 6th ACM & IEEE International conference on Embedded software , EMSOFT '06, pp.34-43, 2006.
DOI : 10.1145/1176887.1176894

S. Tripakis and S. Yovine, Analysis of timed systems using time-abstracting bisimulations. Formal Methods in System Design, pp.25-68, 2001.

A. Valmari, Stubborn sets for reduced state space generation In Advances in Petri Nets, 10th International Conference on Applications and Theory of Petri Nets, Proceedings], pp.491-515, 1989.

E. Sicco, . Verwer, M. Mathijs, C. De-weerdt, and . Witteveen, Identifying an automaton model for timed data, Proceedings of the 15th Annual Machine Learning Conference of Belgium and the Netherlands, pp.11-12, 2006.

W. Visser, K. Havelund, and G. Brat, SeungJoon Park, and Flavio Lerda. Model checking programs, Automated Software Engineering, vol.10, issue.2, pp.203-232, 2003.
DOI : 10.1023/A:1022920129859

F. Wang, Efficient data structure for fully symbolic verification of real-time software systems In Tools and Algorithms for Construction and Analysis of Systems, 6th International Conference, TACAS, ProceedingsCited on page 6.) c:ClutchOpen2 c:ClutchOpen2 c:ClutchOpen2 c:ClutchOpen2 c:ClutchOpen2 c:ClutchOpen2 c:ClutchOpen2 c:ClutchOpen2 c:ClutchOpen2 c:ClutchOpen2 c:ClutchOpen2 c:ClutchOpen2 c:ClutchOpen2 c:ClutchOpen2 c:ClutchOpen2 c:ClutchOpen2 c, pp.157-171, 2000.

. Gearset and . Gearset, GearSet? GearSet? GearSet? GearSet? GearSet? GearSet? GearSet? GearSet? GearSet? GearSet? GearSet? GearSet? GearSet? GearSet? GearSet?

!. Closeclutch, !. Closeclutch, !. Closeclutch, !. Closeclutch, !. Closeclutch et al., =0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer, =0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer:=0 GCTimer, p.0

. Newgear and . Newgear, NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear?

. Newgear and . Newgear, NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? NewGear? Figure B.5: The Interface component Appendix C Related Publications Journal Paper

L. Souha-ben-rayana, S. Astefanoaei, M. Bensalem, J. Bozga, and . Combaz, Compositional Verification for Timed Systems Based on Automatic Invariant Generation, 2015) International Conferences

M. Souha-ben-rayana, S. Bozga, J. Bensalem, and . Combaz, RTD- Finder: A Tool for Compositional Verification of Real-Time Component-Based Systems, TACAS 2016, pp.394-406

L. Astefanoaei, S. Souha-ben-rayana, M. Bensalem, J. Bozga, and . Combaz, Compositional Invariant Generation for Timed Systems, TACAS 2014, pp.263-278