R. N. Anthony, Planning and control systems : a framework for analysis. Division of Research, p.18, 1965.

A. Arisha, P. Young, and M. Baradie, A simulation model to characterize the photolithography process of a semiconductor wafer fabrication, Journal of Materials Processing Technology, vol.155, issue.156, pp.2071-2079, 2004.
DOI : 10.1016/j.jmatprotec.2004.04.387

J. Asmundsson, R. L. Rardin, C. H. Turkseven, and R. Uzsoy, Production planning with resources subject to congestion, Naval Research Logistics, vol.37, issue.94, pp.142-157, 2009.
DOI : 10.1002/nav.20335

J. Asmundsson, R. L. Rardin, and R. Uzsoy, Tractable Nonlinear Production Planning Models for Semiconductor Wafer Fabrication Facilities, IEEE Transactions on Semiconductor Manufacturing, vol.19, issue.1, pp.95-111, 2006.
DOI : 10.1109/TSM.2005.863214

C. Azzaro-pantel, P. Floquet, L. Pibouleau, and S. Domenech, A fuzzy approach for performance modeling in a batch plant: application to semiconductor manufacturing, IEEE Transactions on Fuzzy Systems, vol.5, issue.3, pp.338-357, 1997.
DOI : 10.1109/91.618272

N. A. Bakke and R. Hellberg, The challenges of capacity planning, International Journal of Production Economics, vol.30, issue.31, pp.243-264, 1993.
DOI : 10.1016/0925-5273(93)90096-4

H. Balasubramanian, L. Mönch, J. Fowler, and M. Pfund, Genetic algorithm based scheduling of parallel batch machines with incompatible job families to minimize total weighted tardiness, International Journal of Production Research, vol.1, issue.8, pp.1621-1638, 2004.
DOI : 10.1016/S0305-0548(01)00031-4

J. Bang and Y. Kim, Hierarchical Production Planning for Semiconductor Wafer Fabrication Based on Linear Programming and Discrete-Event Simulation, IEEE Transactions on Automation Science and Engineering, vol.7, issue.2, pp.326-336, 2010.
DOI : 10.1109/TASE.2009.2021462

F. Barahona, S. Bermon, O. Günlük, and S. Hood, Robust capacity planning in semiconductor manufacturing, Naval Research Logistics, vol.34, issue.5, pp.459-468, 2005.
DOI : 10.1002/nav.20086

J. F. Bard, K. Srinivasan, and D. Tirupati, An optimization approach to capacity expansion in semiconductor manufacturing facilities, International Journal of Production Research, vol.37, issue.15, pp.3359-3382, 1999.
DOI : 10.1080/002075499190095

J. F. Bard, Y. Deng, R. Chacon, and J. Stuber, Midterm Planning to Minimize Deviations From Daily Target Outputs in Semiconductor Manufacturing, IEEE Transactions on Semiconductor Manufacturing, vol.23, issue.3, pp.456-467, 2010.
DOI : 10.1109/TSM.2010.2051733

M. Baudin, V. Mehrotra, B. Tullis, D. Yeaman, and R. A. Hughes, From spreadsheets to simulations: a comparison of analysis methods for IC manufacturing performance, [1992 Proceedings] IEEE/SEMI International Semiconductor Manufacturing Science Symposium, pp.94-99, 1992.
DOI : 10.1109/ISMSS.1992.197644

S. Bermon, G. Feigin, and S. Hood, Capacity analysis of complex manufacturing facilities, Proceedings of 1995 34th IEEE Conference on Decision and Control, pp.1935-1940, 1995.
DOI : 10.1109/CDC.1995.480629

S. Bermon and S. Hood, Capacity optimization planning system (CAPS) Interfaces, pp.31-50, 1999.
DOI : 10.1287/inte.29.5.31

B. Bettayeb, Conception et évaluation des plans de surveillance basés sur le risque, Thèse de doctorat, 2012.

P. J. Billington, J. O. Mcclain, and L. J. Thomas, Mathematical Programming Approaches to Capacity-Constrained MRP Systems: Review, Formulation and Problem Reduction, Management Science, vol.29, issue.10, pp.291126-1141, 1983.
DOI : 10.1287/mnsc.29.10.1126

J. B?a?ewicz, W. Domschke, and E. Pesch, The job shop scheduling problem: Conventional and new solution techniques, European Journal of Operational Research, vol.93, issue.1, pp.1-33, 1996.
DOI : 10.1016/0377-2217(95)00362-2

K. M. Bretthauer and M. J. Côté, Nonlinear programming for multiperiod capacity planning in a manufacturing system, European Journal of Operational Research, vol.96, issue.1, pp.167-179, 1997.
DOI : 10.1016/S0377-2217(96)00061-6

D. Y. Burman, F. J. Gurrola-gal, A. Nozari, S. Sathaye, and J. P. Sitarik, Performance Analysis Techniques for IC Manufacturing Lines, AT&T Technical Journal, vol.65, issue.4, pp.46-57, 1986.
DOI : 10.1002/j.1538-7305.1986.tb00465.x

Y. Cai, Semiconductor manufacturing inspired integrated scheduling problems : production planning, advanced process control, and predictive maintenance, p.44, 2008.

M. Cakanyildirim and R. O. Roundy, Evaluation of capacity planning practices for the semiconductor industry, IEEE Transactions on Semiconductor Manufacturing, vol.15, issue.3, pp.331-340, 2002.
DOI : 10.1109/TSM.2002.801386

J. G. Carlson, A. C. Yao-]-b, ?. Çatay, A. J. Erengüç, and . Vakharia, Mixed model assembly simulation Capacity allocation with machine duplication in semiconductor manufacturing, International Journal of Production Economics Naval Research Logistics (NRL), vol.26, issue.44, pp.161-167, 1992.

B. Çatay, ?. Erengüç, and A. J. Vakharia, Tool capacity planning in semiconductor manufacturing, Computers & Operations Research, vol.30, issue.9, pp.1349-1366, 2003.
DOI : 10.1016/S0305-0548(02)00075-8

S. Chang, L. Lee, L. Pang, T. Chen, Y. Weng et al., Iterative capacity allocation and production flow estimation for scheduling semiconductor fabricationManufacturing Technologies-Present and Future, Electronics Manufacturing Technology Symposium Seventeenth IEEE/CPMT International, pp.508-512, 1995.

C. Chen, S. Mestry, P. Damodaran, and C. Wang, The capacity planning problem in make-to-order enterprises, Mathematical and Computer Modelling, vol.50, issue.9-10, pp.1461-1473, 2009.
DOI : 10.1016/j.mcm.2009.07.010

H. Chen, J. M. Harrison, A. Mandelbaum, A. Van-ackere, and L. M. Wein, Empirical Evaluation of a Queueing Network Model for Semiconductor Wafer Fabrication, Operations Research, vol.36, issue.2, pp.202-215, 1988.
DOI : 10.1287/opre.36.2.202

J. Chen and C. Chen, Capacity planning of serial and batch machines with capability constraints for wafer fabrication plants, International Journal of Production Research, vol.46, issue.14, pp.3207-3223, 2010.
DOI : 10.1080/00207540902791793

J. C. Chen, C. W. Chen, C. J. Lin, and H. Rau, Capacity planning with capability for multiple semiconductor manufacturing fabs, Computers & Industrial Engineering, vol.48, issue.4, pp.709-732, 2005.
DOI : 10.1016/j.cie.2004.12.003

J. C. Chen, Y. Fan, and C. Chen, Capacity requirements planning for twin Fabs of wafer fabrication, International Journal of Production Research, vol.47, issue.16, pp.4473-4496, 2009.
DOI : 10.1080/00207540210162992

J. C. Chen, L. Su, C. Sun, and M. Hsu, Infinite capacity planning for IC packaging plants, International Journal of Production Research, vol.12, issue.19, pp.5729-5748, 2010.
DOI : 10.1016/j.eswa.2006.05.009

J. C. Chen, C. Sun, and T. Chen, Capacity planning for integrated circuit final test plants, International Journal of Computer Integrated Manufacturing, vol.22, issue.3, pp.1262-1274, 2015.
DOI : 10.1080/00207540500490954

T. Chen, A fuzzy mid-term single-fab production planning model, Journal of Intelligent Manufacturing, vol.14, issue.3/4, pp.273-285, 2003.
DOI : 10.1023/A:1024641507765

T. M. Chen and T. Hsia, Scheduling for IC sort and test facilities with precedence constraints via lagrangian relaxation, Journal of Manufacturing Systems, vol.16, issue.2, pp.117-128, 1997.
DOI : 10.1016/S0278-6125(97)85675-0

Y. Chen, T. Chen, and C. Liou, Medium-term multi-plant capacity planning problems considering auxiliary tools for the semiconductor foundry, The International Journal of Advanced Manufacturing Technology, vol.3, issue.2, pp.9-121213
DOI : 10.1007/s00170-012-4080-9

C. Chien, S. Dauzère-pérès, H. Ehm, J. W. Fowler, Z. Jiang et al., Modelling and analysis of semiconductor manufacturing in a shrinking world: challenges and successes, European J. of Industrial Engineering, vol.5, issue.3, pp.254-271, 2011.
DOI : 10.1504/EJIE.2011.041616

URL : https://hal.archives-ouvertes.fr/emse-00613017

Y. Chou and L. Hong, A methodology for product mix planning in semiconductor foundry manufacturing, IEEE Transactions on Semiconductor Manufacturing, vol.13, issue.3, pp.278-285, 2000.
DOI : 10.1109/66.857936

Y. Chou and R. You, Resource portfolio planning methodology for semiconductor wafer manufacturing. The International Journal of Advanced Manufacturing Technology, pp.12-19, 2001.
DOI : 10.1007/s001700170089

R. M. Christie and S. D. Wu, Semiconductor capacity planning: stochastic modeling and computational studies, IIE Transactions, vol.28, issue.2, pp.131-143, 2002.
DOI : 10.1109/59.535691

T. J. Chua, M. W. Liu, F. Y. Wang, W. J. Yan, and T. X. Cai, An intelligent multi-constraint finite capacity-based lot release system for semiconductor backend assembly environment, Robotics and Computer-Integrated Manufacturing, vol.23, issue.3, pp.326-338, 2007.
DOI : 10.1016/j.rcim.2006.02.004

J. Chung and J. Jang, A WIP Balancing Procedure for Throughput Maximization in Semiconductor Fabrication, IEEE Transactions on Semiconductor Manufacturing, vol.22, issue.3, pp.381-390, 2009.
DOI : 10.1109/TSM.2009.2017666

D. P. Connors, G. E. Feigin, and D. D. Yao, A queueing network model for semiconductor manufacturing, IEEE Transactions on Semiconductor Manufacturing, vol.9, issue.3, pp.412-427, 1996.
DOI : 10.1109/66.536112

S. Dauzère-pérès and J. Lasserre, On the importance of sequencing decisions in production planning and scheduling, International Transactions in Operational Research, vol.9, issue.6, pp.779-793, 2002.
DOI : 10.1111/1475-3995.00388

J. E. Dayhoff and R. W. Atherton, Simulation of vlsi manufacturing areas, VLSI Design, vol.4, issue.41, pp.84-92, 1984.

S. De and A. Lee, Towards a knowledge-based scheduling system for semiconductor testing, International Journal of Production Research, vol.36, issue.4, pp.1045-1073, 1998.
DOI : 10.1080/002075498193516

B. T. Denton, J. Forrest, and R. J. Milne, IBM Solves a Mixed-Integer Program to Optimize Its Semiconductor Supply Chain, Interfaces, vol.36, issue.5, pp.386-399, 2006.
DOI : 10.1287/inte.1060.0238

M. M. Dessouky and R. C. Leachman, Dynamic models of production with multiple operations and general processing times, Journal of the Operational Research Society, vol.48, issue.6, pp.647-654, 1997.
DOI : 10.1057/palgrave.jors.2600406

G. Dobson and R. S. Nambimadom, The Batch Loading and Scheduling Problem, Operations Research, vol.49, issue.1, pp.52-65, 2001.
DOI : 10.1287/opre.49.1.52.11189

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.600.3079

G. Doumeingts, D. Breuil, and L. Pun, La gestion de production assistée par ordinateur : GPAO, p.33, 1983.

G. W. Dummer, Electronic Inventions and Discoveries Electronics from its Earliest Beginnings to the Present Day [Book Review], IEEE Aerospace and Electronic Systems Magazine, vol.13, issue.8, 2013.
DOI : 10.1109/MAES.1998.707563

H. E. Fargher, M. A. Kilgore, P. J. Kline, and R. A. Smith, A planner and scheduler for semiconductor manufacturing, IEEE Transactions on Semiconductor Manufacturing, vol.7, issue.2, pp.117-126, 1994.
DOI : 10.1109/66.286848

H. E. Fargher and R. A. Smith, Planning in a flexible semiconductor manufacturing environment. Intelligent scheduling, pp.545-580, 1994.

M. L. Fisher, The Lagrangian Relaxation Method for Solving Integer Programming Problems, Management Science, vol.27, issue.1, pp.1-18, 1981.
DOI : 10.1287/mnsc.27.1.1

K. Fordyce and G. Sullivan, A Dynamically Generated Rapid Response Capacity Planning Model for Semiconductor Fabrication Facilities, The Impact of Emerging Technologies on Computer Science and Operations Research, pp.103-127, 1995.
DOI : 10.1007/978-1-4615-2223-2_6

J. W. Fowler, S. Brown, H. Gold, and A. Schoemig, Measurable improvements in cycle-time-constrained capacity, 1997 IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings (Cat. No.97CH36023), pp.21-24, 1997.
DOI : 10.1109/ISSM.1997.664485

M. R. Garey and D. S. Johnson, Computers and Intractability : A Guide to the Theory of NPCompleteness, p.64, 1979.

C. D. Geiger, K. G. Kempf, and R. Uzsoy, A Tabu search approach to scheduling an automated wet etch station, Journal of Manufacturing Systems, vol.16, issue.2, pp.102-116, 1997.
DOI : 10.1016/S0278-6125(97)85674-9

N. Geng and Z. Jiang, Capacity Planning for Semiconductor Wafer Fabrication with Uncertain Demand and Capacity, 2007 IEEE International Conference on Automation Science and Engineering, pp.100-105, 2007.
DOI : 10.1109/COASE.2007.4341669

N. Geng and Z. Jiang, A review on strategic capacity planning for the semiconductor manufacturing industry, International Journal of Production Research, vol.109, issue.13, pp.3639-3655, 2009.
DOI : 10.1007/s00170-003-2030-2

N. Geng, Z. Jiang, and F. Chen, Stochastic programming based capacity planning for semiconductor wafer fab with uncertain demand and capacity, European Journal of Operational Research, vol.198, issue.3, pp.899-908, 2009.
DOI : 10.1016/j.ejor.2008.09.029

C. R. Glassey and M. G. Resende, Closed-loop job release control for VLSI circuit manufacturing, IEEE Transactions on Semiconductor Manufacturing, vol.1, issue.1, pp.36-46, 1988.
DOI : 10.1109/66.4371

E. M. Goldratt, Theory of constraints : What is this thing called Theory of Constraints and how should it be implemented, p.24, 1990.

D. Y. Golhar and C. L. Stamm, The just-in-time philosophy: A literature review, International Journal of Production Research, vol.29, issue.4, pp.657-676, 1991.
DOI : 10.1080/00207549108930094

J. Golovin, A total framework for semiconductor production planning and scheduling . Solid State Technology, pp.167-170, 1986.

N. Govind and D. Fronckowiak, Setting performance targets in a 300mm wafer fabrication facility, Proceedings of Advanced Semiconductor Manufacturing Conference and Workshop, pp.75-79, 2003.

R. L. Graham, E. L. Lawler, J. K. Lenstra, and A. R. Kan, Optimization and Approximation in Deterministic Sequencing and Scheduling: a Survey, Annals of discrete mathematics, vol.5, pp.287-326, 1979.
DOI : 10.1016/S0167-5060(08)70356-X

N. S. Grewal, A. C. Bruska, T. M. Wulf, and J. K. Robinson, Integrating targeted cycle-time reduction into the capital planning process, 1998 Winter Simulation Conference. Proceedings (Cat. No.98CH36274), pp.1005-1010, 1998.
DOI : 10.1109/WSC.1998.745831

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.94.5782

M. P. Groover, Fundamentals of modern manufacturing : materials processes, and systems, p.12, 2007.

J. N. Gupta, R. Ruiz, J. W. Fowler, and S. J. Mason, Operational planning and control of semiconductor wafer fabrication. Production Planning and Control, pp.639-647, 2006.

K. Habenicht and L. Mönch, A finite-capacity beam-search-algorithm for production scheduling in semiconductor manufacturing, Proceedings of the Winter Simulation Conference, pp.1406-1413, 2002.
DOI : 10.1109/WSC.2002.1166411

C. Habla and L. Mönch, Solving volume and capacity planning problems in semiconductor manufaturing: A computational study, 2008 Winter Simulation Conference, pp.2260-2266, 2008.
DOI : 10.1109/WSC.2008.4736328

C. Habla, L. Mönch, and R. Drissel, A Finite Capacity Production Planning Approach for Semiconductor Manufacturing, 2007 IEEE International Conference on Automation Science and Engineering, pp.82-87, 2007.
DOI : 10.1109/COASE.2007.4341734

S. T. Hackman and R. C. Leachman, A General Framework for Modeling Production, Management Science, vol.35, issue.4, pp.478-495, 1989.
DOI : 10.1287/mnsc.35.4.478

H. Ham, Job route selection model for workload balancing between workstations in flexible flow line, Production Planning & Control, vol.7, issue.4, pp.430-438, 1996.
DOI : 10.1287/opre.36.3.445

J. E. Harl, Reducing Capacity Problems in Material Requirements Planning Systems, Graduate School of Business Administration, vol.24, p.25, 1981.

M. Held, P. Wolfe, and H. P. Crowder, Validation of subgradient optimization, Mathematical Programming, vol.8, issue.1, pp.62-88, 1974.
DOI : 10.1007/BF01580223

P. Henrich, M. Land, and G. Gaalman, Grouping machines for effective workload control, International Journal of Production Economics, vol.104, issue.1, pp.125-142, 2006.
DOI : 10.1016/j.ijpe.2004.11.006

S. J. Hood, S. Bermon, and F. Barahona, Capacity planning under demand uncertainty for semiconductor manufacturing, IEEE Transactions on Semiconductor Manufacturing, vol.16, issue.2, pp.273-280, 2003.
DOI : 10.1109/TSM.2003.811894

W. Hopp and M. L. Spearman, Factory physics, p.20, 2000.

K. Horiguchi, N. Raghavan, R. Uzsoy, and S. Venkateswaran, Finite-capacity production planning algorithms for a semiconductor wafer fabrication facility, International Journal of Production Research, vol.39, issue.5, pp.825-842, 2001.
DOI : 10.1080/00207540010010253

Y. Hsiung, M. Wu, and H. Hsu, TOOL PLANNING IN MULTIPLE PRODUCT-MIX UNDER CYCLE TIME CONSTRAINTS FOR WAFER FOUNDRIES USING GENETIC ALGORITHM, Journal of the Chinese Institute of Industrial Engineers, vol.34, issue.2, pp.174-183, 2006.
DOI : 10.1016/S0377-2217(98)00389-0

W. T. Huh and R. O. Roundy, A continuous-time strategic capacity planning model, Naval Research Logistics, vol.120, issue.4, pp.329-343, 2005.
DOI : 10.1002/nav.20081

Y. Hung and R. C. Leachman, A production planning methodology for semiconductor manufacturing based on iterative simulation and linear programming calculations, IEEE Transactions on Semiconductor Manufacturing, vol.9, issue.2, pp.257-269, 1996.
DOI : 10.1109/66.492820

T. Hwang and S. Chang, Design of a lagrangian relaxation-based hierarchical production scheduling environment for semiconductor wafer fabrication, IEEE Transactions on Robotics and Automation, vol.19, issue.4, pp.566-578, 2003.
DOI : 10.1109/TRA.2003.814512

J. P. Ignizio and H. Garrido, Fab simulation and variability, Future Fab International, vol.41, issue.50, pp.41-45

G. Ioannou and S. Dimitriou, Lead time estimation in MRP/ERP for make-to-order manufacturing systems, International Journal of Production Economics, vol.139, issue.2, pp.551-563, 2012.
DOI : 10.1016/j.ijpe.2012.05.029

D. F. Irdem, N. B. Kacar, and R. Uzsoy, An experimental study of an iterative simulation-optimization algorithm for production planning, 2008 Winter Simulation Conference, pp.2176-2184, 2008.
DOI : 10.1109/WSC.2008.4736317

P. K. Johri, Practical issues in scheduling and dispatching in semiconductor wafer fabrication, Journal of Manufacturing Systems, vol.12, issue.6, pp.474-485, 1993.
DOI : 10.1016/0278-6125(93)90344-S

N. B. Kacar, L. Mönch, and R. Uzsoy, Modeling Cycle Times in Production Planning Models for Wafer Fabrication, IEEE Transactions on Semiconductor Manufacturing, vol.29, issue.2, pp.153-167, 2016.
DOI : 10.1109/TSM.2016.2546314

J. J. Kanet, Toward a better understanding of lead times in MRP systems, Journal of Operations Management, vol.6, issue.3-4, pp.305-315, 1986.
DOI : 10.1016/0272-6963(86)90006-9

J. J. Kanet and M. Stößlein, Integrating production planning and control: towards a simple model for Capacitated ERP, Production Planning & Control, vol.29, issue.3, pp.286-300, 2010.
DOI : 10.1287/mnsc.30.3.308

S. Karabuk and S. D. Wu, Decentralizing semiconductor capacity planning via internal market coordination, IIE Transactions, vol.34, issue.9, pp.743-759, 2002.
DOI : 10.1080/07408170208928909

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.32.4300

S. Karabuk and S. D. Wu, Coordinating Strategic Capacity Planning in the Semiconductor Industry, Operations Research, vol.51, issue.6, pp.839-849, 2003.
DOI : 10.1287/opre.51.6.839.24917

C. A. Kaskavelis and M. C. Caramanis, Efficient Lagrangian relaxation algorithms for industry size job-shop scheduling problems, IIE Transactions, vol.22, issue.11, pp.1085-1097, 1998.
DOI : 10.1109/9.668830

J. S. Kim and R. C. Leachman, Decomposition method application to a large scale linear programming WIP projection model, European Journal of Operational Research, vol.74, issue.1, pp.152-160, 1994.
DOI : 10.1016/0377-2217(94)90213-5

R. Kotcher and F. Chance, Capacity planning in the face of product-mix uncertainty, 1999 IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings (Cat No.99CH36314), pp.3-90, 1999.
DOI : 10.1109/ISSM.1999.808741

P. R. Kumar, Scheduling semiconductor manufacturing plants, IEEE Control Systems, vol.14, issue.6, pp.33-40, 1994.
DOI : 10.1109/37.334413

URL : http://black.csl.uiuc.edu/~prkumar/ps_files/scheduling_csm.ps

R. Kumar, Fabless Semiconductor Implementation, p.31, 2008.

E. L. Lawler, A ???Pseudopolynomial??? Algorithm for Sequencing Jobs to Minimize Total Tardiness, Annals of discrete Mathematics, vol.1, pp.331-342, 1977.
DOI : 10.1016/S0167-5060(08)70742-8

R. C. Leachman, Modeling techniques for automated production planning in the semiconductor industry Optimisation in Industry : Mathematical Programming and Modeling On capacity modeling for production planning with alternative machine types, IIE transactions, vol.26, issue.44, pp.1-30, 1992.

Y. Lee, S. Kim, S. Yea, and B. Kim, Production planning in semiconductor wafer fab considering variable cycle times, Computers & Industrial Engineering, vol.33, issue.3-4, pp.713-716, 1997.
DOI : 10.1016/S0360-8352(97)00229-5

J. K. Lenstra, A. R. Kan, and P. Brucker, Complexity of Machine Scheduling Problems, Annals of discrete mathematics, vol.1, pp.343-362, 1977.
DOI : 10.1016/S0167-5060(08)70743-X

N. Li, L. Zhang, M. Zhang, and L. Zheng, Applied factory physics study on semiconductor assembly and test manufacturing, ISSM 2005, IEEE International Symposium on Semiconductor Manufacturing, pp.307-310, 2005.

D. Liao, S. Chang, K. Pei, and C. Chang, Daily scheduling for R&D semiconductor fabrication, [1993] Proceedings IEEE International Conference on Robotics and Automation, pp.550-561, 1996.
DOI : 10.1109/ROBOT.1993.291868

C. H. Lin, S. L. Hwang, and M. Y. Wang, THE MYTHICAL ADVANCED PLANNING SYSTEMS IN COMPLEX MANUFACTURING ENVIRONMENT, Information Control Problems in Manufacturing, pp.703-708, 2006.
DOI : 10.3182/20060517-3-FR-2903.00357

J. T. Lin, T. Chen, and H. Chu, A stochastic dynamic programming approach for multi-site capacity planning in TFT-LCD manufacturing under demand uncertainty, International Journal of Production Economics, vol.148, pp.21-36, 2014.
DOI : 10.1016/j.ijpe.2013.11.003

J. Liu, F. Yang, H. Wan, and J. W. Fowler, Capacity planning through queueing analysis and simulation-based statistical methods: a case study for semiconductor wafer fabs, International Journal of Production Research, vol.62, issue.15, pp.4573-4591, 2011.
DOI : 10.1016/j.ejor.2009.12.026

E. Lohrasbpour and S. Sathaye, Simulation modeling of IC wafer fabrication lines. Semicon/West Technical Program, pp.93-99, 1984.

D. P. Martin, Total operational efficiency (TOE): the determination of two capacity and cycle time components and their relationship to productivity improvements in a semiconductor manufacturing line, 10th Annual IEEE/SEMI. Advanced Semiconductor Manufacturing Conference and Workshop. ASMC 99 Proceedings (Cat. No.99CH36295), pp.37-41, 1999.
DOI : 10.1109/ASMC.1999.798177

S. J. Mason and J. W. Fowler, Maximizing delivery performance in semiconductor wafer fabrication facilities, 2000 Winter Simulation Conference Proceedings (Cat. No.00CH37165), pp.1458-1463, 2000.
DOI : 10.1109/WSC.2000.899126

S. J. Mason, J. W. Fowler, and C. W. Matthew, A modified shifting bottleneck heuristic for minimizing total weighted tardiness in complex job shops, Journal of Scheduling, vol.100, issue.3, pp.247-262, 2002.
DOI : 10.1002/jos.102

M. Mathirajan, V. Bhargav, and V. Ramachandran, Minimizing total weighted tardiness on a batch-processing machine with non-agreeable release times and due dates, The International Journal of Advanced Manufacturing Technology, vol.33, issue.3, pp.9-121133, 2010.
DOI : 10.1007/s00170-009-2342-y

E. Mhiri, M. Jacomino, F. Mangione, P. Vialletelle, and G. Lepelletier, A step toward capacity planning at finite capacity in semiconductor manufacturing, Proceedings of the Winter Simulation Conference 2014, pp.2239-2250, 2014.
DOI : 10.1109/WSC.2014.7020067

URL : https://hal.archives-ouvertes.fr/hal-01194492

E. Mhiri, M. Jacomino, F. Mangione, P. Vialletelle, and G. Lepelletier, Finite capacity planning algorithm for semiconductor industry considering lots priority . IFAC-PapersOnLine, pp.1598-1603, 2015.
URL : https://hal.archives-ouvertes.fr/hal-01194499

E. Mhiri, M. Jacomino, F. Mangione, P. Vialletelle, and G. Lepelletier, Prise en compte des priorités des lots pour la projection des encours de production dans l'industrie des semi-conducteurs, 16ème conférence ROADEF Société Française de Recherche Opérationnelle et Aide à la Décision, p.131, 2015.

R. J. Milne, C. Wang, C. Yen, and K. Fordyce, Optimized material requirements planning for semiconductor manufacturing, Journal of the Operational Research Society, vol.59, issue.11, pp.1566-1577, 2012.
DOI : 10.1057/palgrave.jors.2602335

L. Mönch, H. Balasubramanian, J. W. Fowler, and M. E. Pfund, Heuristic scheduling of jobs on parallel batch machines with incompatible job families and unequal ready times, Computers & Operations Research, vol.32, issue.11, pp.2731-2750, 2005.
DOI : 10.1016/j.cor.2004.04.001

L. Mönch, J. W. Fowler, S. Dauzère-pérès, S. J. Mason, and O. Rose, A survey of problems, solution techniques, and future challenges in scheduling semiconductor manufacturing operations, Journal of Scheduling, vol.167, issue.1, pp.583-599, 2011.
DOI : 10.1007/s10951-010-0222-9

L. Mönch, J. W. Fowler, and S. J. Mason, Production planning and control for semiconductor wafer fabrication facilities, pp.14-33, 2013.
DOI : 10.1007/978-1-4614-4472-5

J. R. Montoya-torres, Manufacturing performance evaluation in wafer semiconductor factories, International Journal of Productivity and Performance Management, vol.55, issue.3/4, pp.300-310, 2006.
DOI : 10.1108/17410400610653246

URL : https://hal.archives-ouvertes.fr/hal-00387635

P. B. Nagendra and S. K. Das, Finite capacity scheduling method for MRP with lot size restrictions, International Journal of Production Research, vol.39, issue.8, pp.1603-1623, 2001.
DOI : 10.1080/00207540010023600

T. J. Occhino, Capacity planning model: the important inputs, formulas, and benefits, 2000 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop. ASMC 2000 (Cat. No.00CH37072), pp.455-458, 2000.
DOI : 10.1109/ASMC.2000.902628

J. A. Orlicky, Material requirements planning, p.25, 1975.

I. M. Ovacik and R. Uzsoy, Decomposition methods for complex factory scheduling problems, p.49, 2012.
DOI : 10.1007/978-1-4615-6329-7

O. Ozturk, M. B. Coburn, and S. Kitterman, Conceptualization, design and implementation of a static capacity model, Proceedings of the 2003 International Conference on Machine Learning and Cybernetics (IEEE Cat. No.03EX693), pp.1373-1376, 2003.
DOI : 10.1109/WSC.2003.1261577

P. C. Pandey, P. Yenradee, and S. Archariyapruek, A finite capacity material requirements planning system, Production Planning & Control, vol.11, issue.2, pp.113-121, 2000.
DOI : 10.1080/095372800232315

M. Pfund, S. Mason, and J. W. Fowler, Dispatching and scheduling in semiconductor manufacturing. Handbook of production scheduling, pp.213-241, 2006.

M. Pinedo and X. Chao, Operations scheduling with applications in manufacturing and services, p.20, 1998.

B. T. Polyak, Minimization of unsmooth functionals, USSR Computational Mathematics and Mathematical Physics, vol.9, issue.3, pp.14-29, 1969.
DOI : 10.1016/0041-5553(69)90061-5

K. Potti and S. J. Mason, Using simulation to improve semiconductor manufacturing . Semiconductor International, pp.289-292, 1997.

K. Prasad, A generic computer simulation model to characterize photolithography manufacturing area in an IC FAB facility, IEEE Transactions on Components, Hybrids, and Manufacturing Technology, vol.14, issue.3, pp.483-487, 1991.
DOI : 10.1109/33.83931

A. A. Pritsker and K. Snyder, Production scheduling using FACTOR, The Planning and Scheduling of Production Systems, pp.337-358, 1997.
DOI : 10.1007/978-1-4613-1195-9_11

M. G. Resende, A program for simulation of semiconductor wafer fabrication. Rapport technique, pp.27-50, 1985.

C. Rippenhagen and S. Krishnaswamy, Implementing the theory of constraints philosophy in highly reentrant systems, 1998 Winter Simulation Conference. Proceedings (Cat. No.98CH36274), pp.993-996, 1998.
DOI : 10.1109/WSC.1998.745804

C. L. Robert, K. Jeenyoung, and L. Vincent, SLIM : Short cycle time and Low Inventory in Manufacturing at samsung electronics, Interfaces, vol.32, issue.42, pp.61-77, 2002.

J. K. Robinson, Capacity planning in a semiconductor wafer fabrication facility with time constraints between process steps, Thèse de doctorat, p.121, 1998.

W. O. Rom, O. I. Tukel, and J. R. Muscatello, MRP in a job shop environment using a resource constrained project scheduling model, Omega, vol.30, issue.4, pp.275-286, 2002.
DOI : 10.1016/S0305-0483(02)00033-6

O. Rose, Improved simple simulation models for semiconductor wafer factories, 2007 Winter Simulation Conference, pp.1708-1712, 2007.
DOI : 10.1109/WSC.2007.4419793

A. Rossi, Ordonnancement en milieu incertain, mise en oeuvre d'une démarche robuste, Thèse de doctorat, Institut National Polytechnique de Grenoble-INPG, 2003.

S. C. Sarin, V. D. Shenai, and L. Wang, Releasing and Scheduling of Lots in a Wafer Fab, Lecture Notes in Computer Science, vol.4508, pp.108-59, 2007.
DOI : 10.1007/978-3-540-72870-2_11

S. Sarin, A. Varadarajan, and L. Wang, A survey of dispatching rules for operational control in wafer fabrication. Production Planning and Control, pp.4-24, 2011.

W. Scholl and J. Domaschke, Implementation of modeling and simulation in semiconductor wafer fabrication with time constraints between wet etch and furnace operations, IEEE Transactions on Semiconductor Manufacturing, vol.13, issue.3, pp.273-277, 2000.
DOI : 10.1109/66.857935

P. Schönsleben, Integral logistics management : planning & control of comprehensive business processes, p.31, 2003.
DOI : 10.1201/9781420058642

A. Shabbir, Semiconductor tool planning via multi-stage stochastic programming, Proceedings of the International Conference on Modeling and Analysis in Semiconductor Manufacturing, pp.153-157, 2002.

J. G. Shanthikumar, S. Ding, and M. T. Zhang, Queueing Theory for Semiconductor Manufacturing Systems: A Survey and Open Problems, IEEE Transactions on Automation Science and Engineering, vol.4, issue.4, pp.513-522, 2007.
DOI : 10.1109/TASE.2007.906348

Y. Shen, Robust capacity modeling in semiconductor manufacturing, p.44, 2002.

T. W. Sloan, Shop-floor scheduling of semiconductor wafer fabs: exploring the influence of technology, market, and performance objectives, IEEE Transactions on Semiconductor Manufacturing, vol.16, issue.2, pp.281-289, 2003.
DOI : 10.1109/TSM.2003.811892

A. Spence and D. Welter, Capacity planning of a photolithography work cell in a wafer manufacturing line, Proceedings. 1987 IEEE International Conference on Robotics and Automation, pp.702-708, 1987.
DOI : 10.1109/ROBOT.1987.1087949

M. Stafford, A product-mix capacity planning model Rapport technique, p.44, 1997.

G. Sullivan and K. Fordyce, IBM Burlington's Logistics Management System, Interfaces, vol.20, issue.1, pp.43-64, 1990.
DOI : 10.1287/inte.20.1.43

J. M. Swaminathan, Tool capacity planning for semiconductor fabrication facilities under demand uncertainty, European Journal of Operational Research, vol.120, issue.3, pp.545-558, 2000.
DOI : 10.1016/S0377-2217(98)00389-0

J. M. Swaminathan, Tool procurement planning for wafer fabrication facilities: a scenario-based approach, IIE Transactions, vol.2, issue.2, pp.145-155, 2002.
DOI : 10.1080/07408179208964233

R. Swarnkar and M. K. Tiwari, Modeling machine loading problem of FMSs and its solution methodology using a hybrid tabu search and simulated annealing-based heuristic approach, Robotics and Computer-Integrated Manufacturing, vol.20, issue.3, pp.199-209, 2004.
DOI : 10.1016/j.rcim.2003.09.001

M. Taal and J. C. Wortmann, Integrating MRP and finite capacity planning, Production Planning & Control, vol.8, issue.3, pp.245-254, 1997.
DOI : 10.1080/095372897235307

URL : http://repository.tue.nl/679782

V. Tardif and M. L. Spearman, Diagnostic scheduling in finite-capacity production environments, Computers & Industrial Engineering, vol.32, issue.4, pp.867-878, 1997.
DOI : 10.1016/S0360-8352(97)00017-X

M. Thompson, Using simulation-based finite capacity planning and scheduling software to improve cycle time in front end operations, Proceedings of SEMI Advanced Semiconductor Manufacturing Conference and Workshop, pp.131-135, 1995.
DOI : 10.1109/ASMC.1995.484354

H. Toba, H. Izumi, H. Hatada, and T. Chikushima, Dynamic Load Balancing Among Multiple Fabrication Lines Through Estimation of Minimum Inter-Operation Time, IEEE Transactions on Semiconductor Manufacturing, vol.18, issue.1, pp.202-213, 2005.
DOI : 10.1109/TSM.2004.840535

B. Tullis, V. Mehrotra, and D. Zuanich, Successful modeling of a semiconductor R&D facility, IEEE/SEMI International Symposium on Semiconductor Manufacturing Science, pp.26-32, 1990.
DOI : 10.1109/ISMSS.1990.66131

A. M. Uribe, J. K. Cochran, and D. L. Shunk, Two-stage simulation optimization for agile manufacturing capacity planning, International Journal of Production Research, vol.41, issue.6, pp.1181-1197, 2003.
DOI : 10.1080/00207540210163928

R. Uzsoy, C. Lee, L. A. Martin, and . Vega, A REVIEW OF PRODUCTION PLANNING AND SCHEDULING MODELS IN THE SEMICONDUCTOR INDUSTRY PART I: SYSTEM CHARACTERISTICS, PERFORMANCE EVALUATION AND PRODUCTION PLANNING, IIE Transactions, vol.62, issue.4, pp.47-60, 1992.
DOI : 10.1109/66.136277

R. Uzsoy, C. Lee, L. A. Martin, and . Vega, A REVIEW OF PRODUCTION PLANNING AND SCHEDULING MODELS IN THE SEMICONDUCTOR INDUSTRY PART II: SHOP-FLOOR CONTROL, IIE Transactions, vol.1, issue.5, pp.44-55, 1994.
DOI : 10.1287/mnsc.38.7.1018

R. Uzsoy, L. A. Martin-vega, C. Lee, and P. A. Leonard, Production scheduling algorithms for a semiconductor test facility, IEEE Transactions on Semiconductor Manufacturing, vol.4, issue.4, pp.270-280, 1991.
DOI : 10.1109/66.97809

T. E. Vollmann, W. L. Berry, D. C. Whybark, and F. R. Jacobs, Manufacturing planning and control for supply chain management, p.18, 2005.

K. Wang and S. Lin, Capacity expansion and allocation for a semiconductor testing facility under constrained budget, Production Planning & Control, vol.38, issue.14, pp.429-437, 2002.
DOI : 10.1080/09537280110121082

K. Wang, Y. Lin, C. Chien, and J. C. Chen, A fuzzy-knowledge resource-allocation model of the semiconductor final test industry, Robotics and Computer-Integrated Manufacturing, vol.25, issue.1, pp.32-41, 2009.
DOI : 10.1016/j.rcim.2007.05.004

K. Wang, S. Wang, and J. Chen, A resource portfolio planning model using sampling-based stochastic programming and genetic algorithm, European Journal of Operational Research, vol.184, issue.1, pp.327-340, 2008.
DOI : 10.1016/j.ejor.2006.10.037

K. Wang, S. Wang, and S. Yang, A resource portfolio model for equipment investment and allocation of semiconductor testing industry, European Journal of Operational Research, vol.179, issue.2, pp.390-403, 2007.
DOI : 10.1016/j.ejor.2006.04.006

L. M. Wein, Scheduling semiconductor wafer fabrication, IEEE Transactions on Semiconductor Manufacturing, vol.1, issue.3, pp.115-130, 1988.
DOI : 10.1109/66.4384

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.473.729

O. W. Wight, MRP II : Unlocking America's productivity potential. Omneo, p.25, 1981.

J. D. Witte, Using static capacity modeling techniques in semiconductor manufacturing, IEEE/SEMI 1996 Advanced Semiconductor Manufacturing Conference and Workshop. Theme-Innovative Approaches to Growth in the Semiconductor Industry. ASMC 96 Proceedings, pp.31-35, 1996.
DOI : 10.1109/ASMC.1996.557967

L. A. Wolsey and G. L. Nemhauser, Integer and combinatorial optimization, p.57, 1999.

S. D. Wu, M. Erkoc, and S. Karabuk, Managing Capacity in the High-Tech Industry: A Review of Literature, The Engineering Economist, vol.4, issue.2, pp.125-158, 2005.
DOI : 10.1080/07408170490257835

T. Wuttipornpun and P. Yenradee, Development of finite capacity material requirement planning system for assembly operations, Production Planning & Control, vol.33, issue.5, pp.534-549, 2004.
DOI : 10.1016/0360-8352(94)90274-7

J. Yang, An approach to determine appropriate fab development plans by taking space constraints and cost-effectiveness into consideration Optimising resource portfolio planning for capital-intensive industries under process-technology progress, Semiconductor Manufacturing Proceedings of ISSM 2000. The Ninth International Symposium on, pp.217-220, 2000.

S. J. Yim and D. Y. Lee, Scheduling cluster tools in wafer fabrication using candidate list and simulated annealing, Journal of Intelligent Manufacturing, vol.10, issue.6, pp.531-540, 1999.
DOI : 10.1023/A:1008904604531

M. B. Zaremba and B. Prasad, Modern manufacturing : information control and technology, p.12, 2012.
DOI : 10.1007/978-1-4471-2101-5

W. H. Zijm and R. Buitenhek, Capacity planning and lead time management, International Journal of Production Economics, vol.46, issue.47, pp.165-179, 1996.
DOI : 10.1016/0925-5273(95)00161-1

URL : http://purl.utwente.nl/publications/32191