Simulation fonctionnelle native pour des systèmes many-cœurs

Abstract : The number of transistors in one chip is increasing following Moore’s conjecture which says that the number of transistors per chip doubles every two years. Current systems are so complex that chip design and specific software development for one chip take too much time even if software development is done in parallel with the design of the hardware architecture, often because of system integration issues. To help reducing this time, the general solution consists of using virtual platforms to reproduce the behavior of the target chip. The simulation speed of these platforms is a major issue, especially for many-core systems in which the number of programmable cores is really high. We focus in this thesis on native simulation. Its principle is to compile source code directly for the host architecture to allow very fast simulation, at the cost of requiring "equivalent" features on the target and host cores.However, some target core specific features can be missing in the host core. Hardware Assisted Virtualization (HAV) is used to ease native simulation but it reinforces the dependency of the target chip simulation regarding the host core capabilities. In this context, we propose a solution to simulate the target core functional specific features with HAV based native simulation.Among target core features, the floating point unit is an important element which is neglected in native simulation leading to potential functional differences between target and host computation results. We restrict our study to the compiled simulation technique and we propose a methodology ensuring to accurately simulate floating point computations while still keeping a good simulation speed.Finally, native simulation has a scalability issue. Time decoupling problems generate unnecessary code simulation during synchronisation protocols between threads executed on the target cores, leading to an important decrease of simulation speed when the number of cores grows. We address this problem and propose solutions to allow a better scalability for native simulation.
Document type :
Theses
Complete list of metadatas

Cited literature [80 references]  Display  Hide  Download

https://tel.archives-ouvertes.fr/tel-01430292
Contributor : Abes Star <>
Submitted on : Monday, January 9, 2017 - 4:36:06 PM
Last modification on : Wednesday, June 20, 2018 - 2:39:34 PM
Long-term archiving on : Monday, April 10, 2017 - 4:04:53 PM

File

SARRAZIN_2016_archivage.pdf
Version validated by the jury (STAR)

Identifiers

  • HAL Id : tel-01430292, version 1

Collections

STAR | TIMA | UGA

Citation

Guillaume Sarrazin. Simulation fonctionnelle native pour des systèmes many-cœurs. Architectures Matérielles [cs.AR]. Université Grenoble Alpes, 2016. Français. ⟨NNT : 2016GREAM015⟩. ⟨tel-01430292⟩

Share

Metrics

Record views

282

Files downloads

332