T. Coussy, A. Coussy, and . Takach, Guest Editors' Introduction: Raising the Abstraction Level of Hardware Design, IEEE Design & Test of Computers, vol.26, issue.4, pp.4-6, 2009.
DOI : 10.1109/MDT.2009.80

. Coussy, GAUT: A High-Level Synthesis Tool for DSP Applications, High-Level Synthesis, pp.147-169, 2008.
DOI : 10.1007/978-1-4020-8588-8_9
URL : https://hal.archives-ouvertes.fr/hal-00489794

. Culler, Parallel Computer Architecture: A Hardware/software Approach, The Morgan Kaufmann Series in Computer Architecture and Design Series, 1999.

]. J. Dennis, First version of a data flow procedure language, Programming Symposium, Proceedings Colloque Sur La Programmation, pp.362-376, 1974.
DOI : 10.1007/3-540-06859-7_145

L. R. Dougherty, P. A. Dougherty, and . Laplante, Introduction to Real-Time Imaging, 1995.

. Dubey, Comparative Study of CH Stone Benchmarks on Xilinx Vivado High Level Synthesis Tool, International Journal of Engineering Research & Technology (IJERT), vol.4, issue.21, pp.237-242, 2015.

. Edwards, Design of embedded systems: formal models, validation, and synthesis, Proceedings of the IEEE, vol.85, issue.3, pp.366-390, 1997.
DOI : 10.1109/5.558710

]. J. Eker and J. W. Janneck, CAL Language Report Specification of the CAL Actor Language, p.28, 2003.

]. D. Gajski, Principles of Digital Design, p.28, 1997.

. Gajski, ]. D. Kuhn, R. Gajski, and . Kuhn, Guest Editors' Introduction: New VLSI Tools, Computer, vol.16, issue.12, pp.11-14, 1983.
DOI : 10.1109/MC.1983.1654264

. Gajski, What input-language is the best choice for high level synthesis (HLS)?, Proceedings of the 47th Design Automation Conference on, DAC '10, pp.47-857, 2010.
DOI : 10.1145/1837274.1837489

. Gajski, SPECC: Specification Language and Methodology, p.28, 2012.
DOI : 10.1007/978-1-4615-4515-6

. Gajski, Embedded System Design: Modeling, Synthesis and Verification, p.28, 2009.
DOI : 10.1007/978-1-4419-0504-8

K. Gries, K. Gries, and . Keutzer, Building ASIPs: The Mescal Methodology, p.28, 2006.
DOI : 10.1007/b136892

]. T. Grotker, System Design with SystemC, p.28, 2002.

. Gupta, SPARK: a high-level synthesis framework for applying parallelizing compiler transformations, 16th International Conference on VLSI Design, 2003. Proceedings., pp.461-466, 2003.
DOI : 10.1109/ICVD.2003.1183177

. Bibliography and . Amer, Reconfigurable Video Coding on multicore : an overview of its main objectives, IEEE signal Processing Magazine, special issue on Signal Processing on Platforms with Multiple Cores, Part, vol.1, issue.40, pp.113-123, 2009.

. Bezati, A unified hardware/software co-synthesis solution for signal processing systems, Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP), pp.1-6, 2011.
DOI : 10.1109/DASIP.2011.6136877
URL : https://hal.archives-ouvertes.fr/hal-00717244

. Bezati, High-level synthesis of dataflow programs for signal processing systems, 2013 8th International Symposium on Image and Signal Processing and Analysis (ISPA), pp.750-754, 2013.
DOI : 10.1109/ISPA.2013.6703837

B. Bhattacharya, S. Bhattacharya, and . Bhattacharyya, Parameterized dataflow modeling for DSP systems, IEEE Transactions on Signal Processing, vol.49, issue.10, pp.2408-2421, 2001.
DOI : 10.1109/78.950795

. Bhattacharyya, OpenDF -A Dataflow Toolset for Reconfigurable Hardware and Multicore Systems, Multi-Core Computing. MCC 2008. First Swedish Workshop on, p.47, 2008.
URL : https://hal.archives-ouvertes.fr/hal-00398827

. Bilsen, Cyclo-static data flow, 1995 International Conference on Acoustics, Speech, and Signal Processing, pp.3255-3258, 1995.
DOI : 10.1109/ICASSP.1995.479579

. Buck, Readings in hardware/software co-design. chapter Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems, pp.527-543, 2002.

. Carlsson, Scalable parallelism using dataflow programming, In Ericson Review. On-Line Publishing, vol.34, p.47, 2011.

]. J. Dennis, First version of a data flow procedure language, Programming Symposium, Proceedings Colloque Sur La Programmation, pp.362-376, 1974.
DOI : 10.1007/3-540-06859-7_145

V. Efftinge, M. Efftinge, and . Völter, oAW xText: A framework for textual DSLs, In Eclipsecon Summit Europe, vol.43, p.47, 2006.

J. J. Eker, J. Eker, and . Janneck, Dataflow programming in CAL—balancing expressiveness, analyzability, and implementability, 2012 Conference Record of the Forty Sixth Asilomar Conference on Signals, Systems and Computers (ASILOMAR), pp.1120-1124, 2012.
DOI : 10.1109/ACSSC.2012.6489194

]. J. Eker and J. W. Janneck, CAL Language Report Specification of the CAL Actor Language, pp.4186-4233, 2003.

. Roquier, Software synthesis of CAL actors for the MPEG reconfigurable Video Coding framework, 2008 15th IEEE International Conference on Image Processing, pp.1408-1411, 2008.
DOI : 10.1109/ICIP.2008.4712028
URL : https://hal.archives-ouvertes.fr/hal-00336481

. Siret, Hardware code generation from dataflow programs, 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP), pp.113-120, 2010.
DOI : 10.1109/DASIP.2010.5706254
URL : https://hal.archives-ouvertes.fr/hal-00565300

]. T. Sousa, Dataflow Programming Concept, Languages and Applications, Doctoral Symposium on Informatics Engineering, p.49, 2012.

]. W. Sutherland, The On-Line Graphical Specification of Computer Procedures, pp.33-49, 1966.

. C. Platen and . Von-platen, Cal arm compiler, p.49, 2009.

]. M. Wipliez, Compilation infrastructure for dataflow programs, p.49, 2010.
URL : https://hal.archives-ouvertes.fr/tel-00598914

M. Raulet, Classification and transformation of dynamic dataflow programs, Design and Architectures for Signal and Image Processing 2010 Conference on, pp.303-310, 2010.
URL : https://hal.archives-ouvertes.fr/hal-00565290

. Wipliez, Code generation for the MPEG Reconfigurable Video Coding framework: From CAL actions to C functions, 2008 IEEE International Conference on Multimedia and Expo, pp.1049-1052, 2008.
DOI : 10.1109/ICME.2008.4607618
URL : https://hal.archives-ouvertes.fr/hal-00336487

. Wipliez, Software Code Generation for the RVC-CAL Language, Journal of Signal Processing Systems, vol.29, issue.12, pp.203-213, 2011.
DOI : 10.1007/s11265-009-0390-z
URL : https://hal.archives-ouvertes.fr/hal-00407950

. Yviquel, Automated design of networks of transport-triggered architecture processors using dynamic dataflow programs, Signal Processing: Image Communication, pp.1295-1302, 2013.
DOI : 10.1016/j.image.2013.08.013
URL : https://hal.archives-ouvertes.fr/hal-00909325

. Bibliography and . Abid, System level synthesis of dataflow programs: Hevc decoder case study, Electronic System Level Synthesis Conference (ESLsyn), pp.1-6, 2013.

. Bezati, A unified hardware/software co-synthesis solution for signal processing systems, Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP), pp.1-6, 2011.
DOI : 10.1109/DASIP.2011.6136877
URL : https://hal.archives-ouvertes.fr/hal-00717244

]. F. Bossen, Common hm test conditions and software reference configurations, Proc. 11th meeting, p.75, 2012.

. Bross, Inter-Picture Prediction in HEVC, High Efficiency Video Coding (HEVC), Integrated Circuits and Systems, pp.113-140, 2014.
DOI : 10.1007/978-3-319-06895-4_5

. Budagavi, HEVC Transform and Quantization, High Efficiency Video Coding (HEVC), Integrated Circuits and Systems, pp.141-169, 2014.
DOI : 10.1007/978-3-319-06895-4_6

D. W. Chen, R. Chen, and . Dömer, Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design, p.75, 2014.
DOI : 10.1007/978-3-319-08753-5

. Chi, Parallel scalability and efficiency of hevc parallelization approaches. Circuits and Systems for Video Technology, IEEE Transactions on, vol.22, issue.65, pp.1827-1838, 2012.

. Cooling, ]. J. Hughes, T. Cooling, and . Hughes, The emergence of rapid prototyping as a real-time software development tool, Software Engineering for Real Time Systems Second International Conference on, pp.60-64, 1989.

[. Souza, Opencl parallelization of the hevc de-quantization and inverse transform for heterogeneous platforms, Signal Processing Conference (EUSIPCO), 2014 Proceedings of the 22nd European, pp.755-759, 2014.

. Janneck, Synthesizing Hardware from Dataflow Programs, Signal Processing Systems, pp.287-292, 2008.
DOI : 10.1007/s11265-009-0397-5
URL : https://hal.archives-ouvertes.fr/hal-00407947

]. K. Jerbi, High Level Hardware Synthesis of RVC Dataflow Programs. Theses, INSA de Rennes, p.75, 2012.
URL : https://hal.archives-ouvertes.fr/tel-00827163

. Jerbi, Automatic generation of synthesizable hardware implementation from high level RVC-cal description, 2012 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), pp.1597-1600, 2012.
DOI : 10.1109/ICASSP.2012.6288199
URL : https://hal.archives-ouvertes.fr/hal-00759625

. Kim, Block partitioning structure in the hevc standard. Circuits and Systems for Video Technology, IEEE Transactions on, vol.22, issue.65, pp.1697-1706, 2012.

H. J. Lainema, W. Lainema, and . Han, Intra-Picture Prediction in HEVC, High Efficiency Video Coding (HEVC), Integrated Circuits and Systems, pp.91-112, 2014.
DOI : 10.1007/978-3-319-06895-4_4

. Marpe, Context-based adaptive binary arithmetic coding in the h.264/avc video compression standard. Circuits and Systems for Video Technology, IEEE Transactions on, vol.13, issue.65, pp.620-636, 2003.

. Norkin, In-Loop Filters in HEVC, High Efficiency Video Coding (HEVC), Integrated Circuits and Systems, pp.171-208, 2014.
DOI : 10.1007/978-3-319-06895-4_7

]. T. Parr, Enforcing strict model-view separation in template engines, Proceedings of the 13th conference on World Wide Web , WWW '04, pp.224-233, 2004.
DOI : 10.1145/988672.988703

. Sjberg, Overview of HEVC High-Level Syntax and Reference Picture Management, IEEE Transactions on Circuits and Systems for Video Technology, vol.22, issue.12, pp.221858-1870, 2012.
DOI : 10.1109/TCSVT.2012.2223052

. Sullivan, Overview of the high efficiency video coding (hevc) standard. Circuits and Systems for Video Technology, IEEE Transactions on, vol.22, issue.65, pp.1649-1668, 2012.

M. V. Sze, D. Sze, and . Marpe, Entropy Coding in HEVC, High Efficiency Video Coding (HEVC), Integrated Circuits and Systems, pp.209-274, 2014.
DOI : 10.1007/978-3-319-06895-4_8

. Sze, High Efficiency Video Coding (HEVC): Algorithms and Architectures. Integrated Circuits and Systems, p.76, 2014.
DOI : 10.1007/978-3-319-06895-4

. Yviquel, Efficient multicore scheduling of dataflow process networks, 2011 IEEE Workshop on Signal Processing Systems (SiPS), pp.198-203, 2011.
DOI : 10.1109/SiPS.2011.6088974
URL : https://hal.archives-ouvertes.fr/hal-00687750

]. A. Rahman, Optimizing Dataflow Programs for Hardware Synthesis, Bibliography, vol.79, p.95, 2014.

. Abid, System level synthesis of dataflow programs: Hevc decoder case study, Electronic System Level Synthesis Conference (ESLsyn), pp.1-6, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00916809

. Bezati, A unified hardware/software co-synthesis solution for signal processing systems, Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP), pp.1-6, 2011.
DOI : 10.1109/DASIP.2011.6136877
URL : https://hal.archives-ouvertes.fr/hal-00717244

. Bezati, High-level synthesis of dataflow programs for signal processing systems, 2013 8th International Symposium on Image and Signal Processing and Analysis (ISPA), pp.750-754, 2013.
DOI : 10.1109/ISPA.2013.6703837

. Brunet, Buffer optimization based on critical path analysis of a dataflow program design, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), pp.1384-1387, 2013.
DOI : 10.1109/ISCAS.2013.6572113

. Janneck, Synthesizing Hardware from Dataflow Programs, Signal Processing Systems, pp.287-292, 2008.
DOI : 10.1007/s11265-009-0397-5
URL : https://hal.archives-ouvertes.fr/hal-00407947

. Tikekar, A 249-Mpixel/s HEVC Video-Decoder Chip for 4K Ultra-HD Applications, IEEE Journal of Solid-State Circuits, vol.49, issue.1, pp.61-72, 2014.
DOI : 10.1109/JSSC.2013.2284362

. Les-niveaux-d, abstraction communs qui sont utilisés pour la conception des circuits intégrés numériques sont illustrés sur la figure D.3. Le niveau d'abstraction le plusélevéplusélevé est le niveau système, auquel la conception est faite en prenant l'ensemble du système en considération, non seulement des composants individuels. En d'autres termes, les interactions entre les différents composants sont examinésexaminésà un niveau d'abstraction plusélevéplusélevé . Ensuite, au niveau composant, une description algorithmique dans un langage haut niveau est synthétisée vers une description RTL, Cetté etape est communément appelée synthèse haut niveau (HLS). Dans ce qui suit, nous examinons les différents outils disponibles pour la génération de code matériel

. Au-niveau-composant, il existe plusieurs outils pour effectuer automatiquement la synthèse haut niveau (HLS) En général, C est le langage de haut niveau utilisé. Ici, la HLS prend comme entrée un modèle décrit en C, et en tant que sortie, elle génère une représentation RTL correspondante en langage de description de matériel (HDL) tels que VHDL ou Verilog

. Cependant, objectif de la compilation des applications réelles, décritent dans un langage tel que C, en implémentations matérielles efficaces, s'accompagne de très fortes limitations puisque l'ensemble du système n'est pas pris en considération

. Bhattacharyya, système Nous présentons les flots de conception qui existent pour la mis en oeuvre des applications RVC sur des plates-formes matérielles en utilisant deux outils front-end: OpenDF, 2008.

. Cependant, entrée n'est pas disponible lorsqu'on traite avec des tampons. La comparaison des indexes de lecture et d'´ ecriture associéesassociéesà chaque tampon est suffisante pour reconna??trereconna??tre l'´ etat de la FIFO. Par conséquent, des tests, pour détecter le moment auquel le nombre de jetions entrants nécessaires est disponible ou quand une FIFO de sortie est pleine

D. Figure, 8: The RVC FNL description of the HEVC Decoder FU

. Abid, System level synthesis of dataflow programs: HEVC decoder case study, Electronic System Level Synthesis Conference (ESLsyn), pp.1-6, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00916809

. Bezati, A unified hardware/software co-synthesis solution for signal processing systems, Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP), pp.1-6, 2011.
DOI : 10.1109/DASIP.2011.6136877
URL : https://hal.archives-ouvertes.fr/hal-00717244

. Bezati, High-level synthesis of dataflow programs for signal processing systems, 2013 8th International Symposium on Image and Signal Processing and Analysis (ISPA), pp.2013-127, 2013.
DOI : 10.1109/ISPA.2013.6703837

. Bhattacharyya, OpenDF ? A Dataflow Toolset for Reconfigurable Hardware and Multicore Systems, First Swedish Workshop on Multi-Core Computing, p.127, 2008.
URL : https://hal.archives-ouvertes.fr/hal-00398827

]. J. Eker and J. W. Janneck, CAL Language Report Specification of the CAL Actor Language, p.127, 2003.

. Janneck, Synthesizing Hardware from Dataflow Programs, Signal Processing Systems, pp.287-292, 2008.
DOI : 10.1007/s11265-009-0397-5
URL : https://hal.archives-ouvertes.fr/hal-00407947

. Jerbi, Automatic generation of synthesizable hardware implementation from high level RVC-cal description, 2012 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), pp.1597-1600, 2012.
DOI : 10.1109/ICASSP.2012.6288199
URL : https://hal.archives-ouvertes.fr/hal-00759625

]. G. Kahn, The Semantics of Simple Language for Parallel Programming, IFIP Congress, pp.471-475, 1974.

. Lee, . E. Parks, T. Lee, and . Parks, Dataflow process networks, Proceedings of the IEEE, pp.773-799, 1995.
DOI : 10.1109/5.381846

. Martin, ESL Design and Verification: A Prescription for Electronic System Level Methodology, p.127, 2007.

. Siret, Generation of Efficient High-Level Hardware Code from Dataflow Programs, Proceedings of Design, Automation and test in Europe (DATE), p.127, 2012.
URL : https://hal.archives-ouvertes.fr/hal-00763804

]. M. Wipliez, Infrastructure de compilation pour des programmes flux de données, p.127, 2010.