Skip to Main content Skip to Navigation

System-Level Hardwa Synthesis of Dataflow Programs with HEVC as Study Use Case

Abstract : Image and video processing applications are characterized by the processing of a huge amount of data. The design of such complex applications with traditional design methodologies at lowlevel of abstraction causes increasing development costs. In order to resolve the above mentioned challenges, Electronic System Level (ESL) synthesis or High-Level Synthesis (HLS) tools were proposed. The basic premise is to model the behavior of the entire system using high level specifications, and to enable the automatic synthesis to low-level specifications for efficient implementation in Field-Programmable Gate array (FPGA). However, the main downside of the HLS tools is the lack of the entire system consideration, i.e. the establishment of the communications between these components to achieve the system-level is not yet considered. The purpose of this thesis is to raise the level of abstraction in the design of embedded systems to the system-level. A novel design flow was proposed that enables an efficient hardware implementation of video processing applications described using a Domain Specific Language (DSL) for dataflow programming. The design flow combines a dataflow compiler for generating C-based HLS descriptions from a dataflow description and a C-to-gate synthesizer for generating Register-Transfer Level (RTL) descriptions. The challenge of implementing the communication channels of dataflow programs relying on Model of Computation (MoC) in FPGA is the minimization of the communication overhead. In this issue, we introduced a new interface synthesis approach that maps the large amounts of data that multimedia and image processing applications process, to shared memories on the FPGA. This leads to a tremendous decrease in the latency and an increase in the throughput. These results were demonstrated upon the hardware synthesis of the emerging High-Efficiency Video Coding (HEVC) standard.
Document type :
Complete list of metadatas

Cited literature [85 references]  Display  Hide  Download
Contributor : Abes Star :  Contact
Submitted on : Thursday, June 16, 2016 - 4:34:08 PM
Last modification on : Friday, January 8, 2021 - 3:41:24 AM


Version validated by the jury (STAR)


  • HAL Id : tel-01332949, version 1


Mariem Abid. System-Level Hardwa Synthesis of Dataflow Programs with HEVC as Study Use Case. Signal and Image Processing. INSA de Rennes; École nationale d'ingénieurs de Sfax (Tunisie), 2016. English. ⟨NNT : 2016ISAR0002⟩. ⟨tel-01332949⟩



Record views


Files downloads