B. Murmann, ADC Performance Survey 1997-2014, p.5

W. Black and D. Hodges, Time interleaved converter arrays Solid-State Circuits, IEEE Journal, vol.15, issue.144, pp.1022-1029, 1980.

S. Limotyrakis, S. Kulchycki, D. Su, and B. Wooley, A 150-MS/s 8-b 71-mW CMOS time-interleaved ADC Solid-State Circuits, IEEE Journal, vol.40, issue.4, pp.1057-1067, 2005.

S. Gupta, M. Inerfield, and J. Wang, A 1-GS/s 11-bit ADC With 55-dB SNDR, 250- mW Power Realized by a High Bandwidth Scalable Time-Interleaved Architecture Solid-State Circuits, IEEE Journal, vol.41, issue.4, pp.2650-2657, 2006.

C. Hsu, C. Huang, Y. Lin, C. Lee, Z. Soe et al., A 7b 1.1GS/s Reconfigurable Time-Interleaved ADC in 90nm CMOS, 2007 IEEE Symposium on VLSI Circuits, pp.66-67, 2007.
DOI : 10.1109/VLSIC.2007.4342768

W. Tu and T. Kang, A 1.2V 30mW 8b 800MS/s time-interleaved ADC in 65nm CMOS, VLSI Circuits IEEE Symposium on, pp.72-73, 2008.
URL : https://hal.archives-ouvertes.fr/pasteur-00588921

J. Wu, C. Chen, T. Li, L. He, W. Liu et al., A 240-mW 2.1-GS/s 52-dB SNDR Pipeline ADC Using MDAC Equalization Solid-State Circuits, IEEE Journal, vol.4, issue.99, pp.1-11, 2013.

K. Doris, E. Janssen, C. Nani, A. Zanikopoulos, and G. Van-der-weide, A 480 mW 2.6 GS/s 10b Time-Interleaved ADC With 48 Solid-State Circuits, IEEE Journal, vol.46, issue.145, pp.2821-2833

D. Stepanovic and B. Nikolic, 8GS/s 44.6mW time-interleaved ADC achieving 50.9dB SNDR and 3dB effective resolution bandwidth of 1.5GHz in 65nm CMOS, VLSI Circuits (VLSIC), 2012 Symposium on, pp.84-85, 2012.

E. Janssen, K. Doris, A. Zanikopoulos, A. Murroni, G. Weide et al., An 11b 3.6GS/s time-interleaved SAR ADC in 65nm CMOS, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp.464-465, 2013.
DOI : 10.1109/ISSCC.2013.6487816

N. , L. Dortz, J. Blanc, T. Simon, S. Verhaeren et al., A 1.62GS/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70dBFS, Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp.386-388, 2014.
URL : https://hal.archives-ouvertes.fr/in2p3-00624331

V. Chen and L. Pileggi, 22.2 A 69.5mW 20GS/s 6b time-interleaved ADC with embedded time-to-digital calibration in 32nm CMOS SOI, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp.380-381, 2014.
DOI : 10.1109/ISSCC.2014.6757478
URL : https://hal.archives-ouvertes.fr/pasteur-01135732

S. , L. Tual, P. Singh, C. Curis, and P. Dautriche, 22.3 A 20GHz-BW 6b 10GS/s 32mW time-interleaved SAR ADC with Master T amp;H in 28nm UTBB FDSOI technology, Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp.382-383, 2014.

L. Kull, T. Toifl, M. Schmatz, P. Francese, C. Menolfi et al., 22.1 A 90GS/s 8b 667mW 64× interleaved SAR ADC in 32nm digital SOI CMOS, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp.378-379, 2014.
DOI : 10.1109/ISSCC.2014.6757477

S. Lee, A. Chandrakasan, and H. Lee, 22.4 A 1GS/s 10b 18.9mW time-interleaved SAR ADC with background timing-skew calibration, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp.384-385, 2014.
DOI : 10.1109/ISSCC.2014.6757480
URL : https://hal.archives-ouvertes.fr/hal-00609409

C. Vogel, D. Draxelmayr, and F. Kuttner, Compensation of timing mismatches in time-interleaved analog-to-digital converters through transfer characteristics tuning, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04., pp.341-345, 2004.
DOI : 10.1109/MWSCAS.2004.1353997

Y. Jenq, Digital spectra of nonuniformly sampled signals: theories and applications-measuring clock/aperture jitter of an A/D system, IEEE Transactions on Instrumentation and Measurement, vol.39, issue.6, pp.969-971, 1990.
DOI : 10.1109/19.65808

M. El-chammas and B. Murmann, A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration Solid-State Circuits, IEEE Journal, vol.46, issue.4, pp.838-847, 2011.

D. Fu, K. Dyer, S. Lewis, and P. Hurst, A digital background calibration technique for time-interleaved analog-to-digital converters Solid-State Circuits, IEEE Journal, vol.33, issue.7, pp.1904-1911, 1998.

J. Eklund and F. Gustafsson, Digital offset compensation of time-interleaved ADC using random chopper sampling, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353), pp.447-450, 2000.
DOI : 10.1109/ISCAS.2000.856093

S. Mendel and C. Vogel, On the Compensation of Magnitude Response Mismatches in M-channel Time-interleaved ADCs, 2007 IEEE International Symposium on Circuits and Systems, pp.3375-3378, 2007.
DOI : 10.1109/ISCAS.2007.378291

P. Satarzadeh, B. Levy, and P. Hurst, Adaptive Semiblind Calibration of Bandwidth Mismatch for Two-Channel Time-Interleaved ADCs Circuits and Systems I: Regular Papers, IEEE Transactions on, vol.56, issue.9, pp.2075-2088, 2009.

L. Wu, J. Black, and W. C. , A low-jitter skew-calibrated multi-phase clock generator for time-interleaved applications, Solid-State Circuits Conference, pp.396-397, 2001.

J. Elbornsson, F. Gustafsson, and J. Eklund, Blind adaptive equalization of mismatch errors in a time-interleaved A/D converter system Circuits and Systems I: Regular Papers, IEEE Transactions on, vol.51, issue.8, pp.151-158, 2004.

D. Stepanovic and B. Nikolic, 8 GS/s 44.6 mW Time-Interleaved ADC Achieving 50.9 dB SNDR and 3 dB Effective Resolution Bandwidth of 1.5 GHz in 65 nm CMOS Solid-State Circuits, IEEE Journal, vol.48, issue.147, pp.971-982, 2013.

I. Ku, Z. Xu, Y. Kuan, Y. Wang, and M. Chang, A 40-mW 7-bit 2.2- GS/s Time-Interleaved Subranging CMOS ADC for Low-Power Gigabit Wireless Communications Solid-State Circuits, IEEE Journal, vol.47, issue.8, pp.1854-1865

J. Atherton and H. Simmonds, An offset reduction technique for use with CMOS integrated comparators and amplifiers Solid-State Circuits, IEEE Journal, vol.27, issue.8 8, pp.1168-1175, 1992.

K. Wong and C. Yang, Offset compensation in comparators with minimum input-referred supply noise Solid-State Circuits, IEEE Journal, vol.39, issue.5, pp.837-840, 2004.

V. Divi and G. Wornell, Blind Calibration of Timing Skew in Time-Interleaved Analog-to-Digital Converters Selected Topics in Signal Processing, IEEE Journal, vol.3, issue.10, pp.509-522, 2009.

S. Jamal, D. Fu, N. Chang, P. Hurst, and S. Lewis, A 10-b 120-Msample/s timeinterleaved analog-to-digital converter with digital background calibration Solid- State Circuits, IEEE Journal, vol.37, issue.12 8, pp.1618-1627, 2002.

J. Elbornsson and J. Eklund, Blind estimation of timing errors in interleaved AD converters, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221), pp.3913-3916, 2001.
DOI : 10.1109/ICASSP.2001.940699

J. Elbornsson, K. Folkesson, and J. Eklund, Measurement verification of estimation method for time errors in a time-interleaved A/D converter system, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353), pp.129-132, 2002.
DOI : 10.1109/ISCAS.2002.1010177

M. Seo, M. Rodwell, and U. Madhow, A Low Computation Adaptive Blind Mismatch Correction for Time-Interleaved ADCs, 2006 49th IEEE International Midwest Symposium on Circuits and Systems, pp.292-296, 2006.
DOI : 10.1109/MWSCAS.2006.382055

H. Jin, E. Lee, and M. Hassoun, Time-interleaved A/D converter with channel randomization, Circuits and Systems, 1997. ISCAS '97 Proceedings of 1997 IEEE International Symposium on, pp.425-428, 1997.

K. El-sankary, A. Assi, and M. Sawan, New sampling method to improve the SFDR of time-interleaved ADCs, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03., pp.833-836, 2003.
DOI : 10.1109/ISCAS.2003.1205693

R. Payne and M. Corsi, Track and hold architecture with tunable bandwidth, p.147, 2012.

C. Luo, L. Zhu, and J. Mcclellan, Coordinated blind calibration for time interleaved ADCS, 2013 IEEE International Conference on Acoustics, Speech and Signal Processing, pp.3890-3894, 2013.
DOI : 10.1109/ICASSP.2013.6638387

M. Seo, M. Rodwell, and U. Madhow, Blind Correction of Gain and Timing Mismatches for a Two-Channel Time-Interleaved Analog-to-Digital Converter, Signals , Systems and Computers, 2005. Conference Record of the Thirty-Ninth Asilomar Conference on, pp.28-29, 2005.

M. Seo and M. , Generalized Blind Mismatch Correction for a Two-Channel Time-Interleaved ADC: Analytic Approach, 2007 IEEE International Symposium on Circuits and Systems, pp.109-112, 2007.
DOI : 10.1109/ISCAS.2007.378233

M. Seo, M. Rodwell, and U. Madhow, Generalized Blind Mismatch Correction for Two-Channel Time-Interleaved A-to-D Converters, 2007 IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP '07, pp.1505-1508, 2007.
DOI : 10.1109/ICASSP.2007.367134

J. Matsuno, T. Yamaji, M. Furuta, and T. Itakura, All-digital background calibration for time-interleaved ADC using pseudo aliasing signal, Circuits and Systems (ISCAS), 2012 IEEE International Symposium on, pp.1050-1053, 2012.

S. Jamal, D. Fu, M. Singh, P. Hurst, and S. Lewis, Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter Circuits and Systems I: Regular Papers, IEEE Transactions on, vol.51, issue.10, pp.130-139, 2004.

H. , L. Duc, C. Jabbour, P. Desgreys, O. Jamin et al., A fully digital background calibration of timing skew in undersampling TI-ADC, New Circuits and Systems Conference (NEWCAS), 2014 IEEE 12th International, pp.53-56, 2014.

C. Vogel, A Frequency Domain Method for Blind Identification of Timing Mismatches in Time-Interleaved ADCs, 2006 NORCHIP, pp.45-48, 2006.
DOI : 10.1109/NORCHP.2006.329241

S. Saleem and C. Vogel, LMS-based identification and compensation of timing mismatches in a two-channel time-interleaved analog-to-digital converter, Norchip 2007, pp.1-4, 2007.
DOI : 10.1109/NORCHP.2007.4481041

C. Vogel, S. Saleem, and S. Mendel, Adaptive blind compensation of gain and timing mismatches in M-channel time-interleaved ADCs, 2008 15th IEEE International Conference on Electronics, Circuits and Systems, pp.49-52, 2008.
DOI : 10.1109/ICECS.2008.4674788

S. Saleem and C. Vogel, On blind identification of gain and timing mismatches in time-interleaved analog-to-digital converters, Proceedings of 33rd International Conference on Telecommunications and Signal Processing, pp.151-155, 2010.

Y. Eldar and A. Oppenheim, Filterbank reconstruction of bandlimited signals from nonuniform and generalized samples, IEEE Transactions on Signal Processing, vol.48, issue.10, pp.2864-2875, 2000.
DOI : 10.1109/78.869037

H. Jin and E. Lee, A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, vol.47, issue.10, pp.603-613, 2000.

H. Johansson and P. Lowenborg, Reconstruction of nonuniformly sampled bandlimited signals by means of digital fractional delay filters, IEEE Transactions on Signal Processing, vol.50, issue.11, pp.2757-2767, 2002.
DOI : 10.1109/TSP.2002.804089

S. Huang and B. Levy, Blind Calibration of Timing Offsets for Four-Channel Time- Interleaved ADCs Circuits and Systems I: Regular Papers, IEEE Transactions on, vol.54, issue.10, pp.863-876, 2007.

A. Petraglia and S. Mitra, Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer Instrumentation and Measurement, IEEE Transactions on, vol.40, issue.12, pp.831-835, 1991.

B. Yu, J. Black, and W. C. , Error analysis for time-interleaved analog channels, Circuits and Systems The 2001 IEEE International Symposium on, pp.468-471, 2001.

Y. Jenq, Digital spectra of nonuniformly sampled signals: fundamentals and high-speed waveform digitizers Instrumentation and Measurement, IEEE Transactions on, vol.37, issue.12, pp.245-251, 1988.

S. Sin, S. U. , R. Martins, and J. Franca, Timing-mismatch analysis in highspeed analog front-end with nonuniformly holding output, Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on, pp.129-132, 2003.

C. Vogel, Comprehensive, error analysis of combined channel mismatch effects in time-interleaved ADCs, Proceedings of the 20th IEEE Instrumentation Technology Conference (Cat. No.03CH37412), pp.733-738, 2003.
DOI : 10.1109/IMTC.2003.1208253

C. Vogel and G. Kubin, Time-interleaved ADCs in the context of hybrid filter banks, Proceedings International Symposium on Signals, Systems, and Electronics (ISSSE), pp.214-217, 2004.

G. Leger, E. Peralias, A. Rueda, and J. Huertas, Impact of random channel mismatch on the SNR and SFDR of time-interleaved ADCs Circuits and Systems I: Regular Papers, IEEE Transactions on, vol.51, issue.12, pp.140-150, 2004.

M. El-chammas and B. Murmann, General analysis on the impact of phase-skew in time-interleaved ADCs, Circuits and Systems ISCAS 2008. IEEE International Symposium on, pp.17-20, 2008.

M. Pelgrom, A. C. Duinmaijer, and A. Welbers, Matching properties of MOS transistors Solid-State Circuits, IEEE Journal, vol.24, issue.17, pp.1433-1439, 1989.

O. Weber, O. Faynot, F. Andrieu, C. Buj-dufournet, F. Allain et al., High immunity to threshold voltage variability in undoped ultrathin FDSOI MOSFETs and its physical understanding, Electron Devices Meeting, pp.1-4, 2008.

A. Asenov, Simulation of Statistical Variability in Nano MOSFETs, 2007 IEEE Symposium on VLSI Technology, pp.86-87, 2007.
DOI : 10.1109/VLSIT.2007.4339737

P. Oldiges, Q. Lin, K. Petrillo, M. Sanchez, M. Ieong et al., Modeling line edge roughness effects in sub 100 nanometer gate length devices, 2000 International Conference on Simulation Semiconductor Processes and Devices (Cat. No.00TH8502), pp.131-134, 2000.
DOI : 10.1109/SISPAD.2000.871225

J. Lim, S. Thompson, and J. Fossum, Comparison of Threshold-Voltage Shifts for Uniaxial and Biaxial Tensile-Stressed n-MOSFETs, IEEE Electron Device Letters, vol.25, issue.11, pp.731-733, 2004.
DOI : 10.1109/LED.2004.837581

A. Asenov, S. Kaya, and J. Davies, Intrinsic threshold voltage fluctuations in decanano MOSFETs due to local oxide thickness variations, Electron Devices, pp.112-119, 2002.
DOI : 10.1109/16.974757

J. Shyu, G. Temes, and K. Yao, Random errors in MOS capacitors Solid-State Circuits, IEEE Journal, vol.17, issue.6, pp.1070-1076, 1982.

V. Tripathi and B. Murmann, Mismatch Characterization of Small Metal Fringe Capacitors Circuits and Systems I: Regular Papers, IEEE Transactions on, vol.61, issue.8, pp.2236-2242, 2014.

R. Aparicio and A. Hajimiri, Capacity limits and matching properties of integrated capacitors Solid-State Circuits, IEEE Journal, vol.37, issue.3, pp.384-393, 2002.

W. Gardner, Introduction to random processes with applications to signals and systems, Automatica, vol.24, issue.5, p.50, 1986.
DOI : 10.1016/0005-1098(88)90124-0