J. Tsui, Digital Techniques for Wideband Receivers Artech House, 2004.

J. A. Bruder, 521-2002 -ieee standard letter designdesign for radar-frequency bands, 2002.

R. H. Walden, Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, vol.17, issue.4, pp.539-550, 1999.
DOI : 10.1109/49.761034

G. Kenneth, A. L. Merkel, and . Wilson, A survey of high performance analog-todigital converters for defense space applications, IEEE Proceedings Aerospace Conference, vol.5, pp.2415-2427, 2003.

B. Le, T. W. Rondeau, J. H. Reed, and C. W. Bostian, Analog-todigital converters, IEEE Signal Processing Magazine, vol.22, issue.6, pp.69-77

B. Murmann, The race for the extra decibel : A brief review of current adc performance trajectories. IEEE Solid-State Circuits Magazine, pp.58-66

P. Loumeau, J. Naviner, H. Petit, L. Naviner, and P. Desgreys, Analog to digital conversion : technical aspects, Annales Des Télécommunications, vol.57, pp.5-6, 2002.

A. Asad and . Abidi, Evolution of a software-defined radio receiver's rf front-end, Radio Frequency Integrated Circuits (RFIC) Symposium, pp.11-13, 2006.

J. Mitola, Software Radio, pp.25-36, 1993.
DOI : 10.1002/0471219282.eot262

C. William, D. A. Black, and . Hodges, Time interleaved converter arrays, IEEE Journal of Solid-State Circuits, vol.15, issue.6, pp.1022-1029, 1980.

B. Razavi, Design Considerations for Interleaved ADCs, IEEE Journal of Solid-State Circuits, vol.48, issue.8, pp.1806-1817, 2013.
DOI : 10.1109/JSSC.2013.2258814

D. Stepanovi´cstepanovi´c and B. Nikoli´cnikoli´c, A 2.8 GS/s 44.6 mW Time-Interleaved ADC Achieving 50.9 dB SNDR and 3 dB Effective Resolution Bandwidth of 1.5 GHz in 65 nm CMOS, IEEE Journal of Solid-State Circuits, vol.48, issue.4, pp.971-982, 2013.
DOI : 10.1109/JSSC.2013.2239005

M. El-chammas and B. Murmann, General analysis on the impact of phase-skew in time-interleaved adcs IEEE Transactions on Circuits and Systems I : Regular Papers, pp.902-910, 2009.

Y. Jenq, Digital spectra of nonuniformly sampled signals: fundamentals and high-speed waveform digitizers, IEEE Transactions on Instrumentation and Measurement, vol.37, issue.2, pp.245-251, 1988.
DOI : 10.1109/19.6060

N. Kurosawa, H. Kobayashi, and K. Kobayashi, Channel linearity mismatch effects in time-interleaved ADC systems, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), pp.420-423, 2001.
DOI : 10.1109/ISCAS.2001.921882

N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara, and K. Kobayashi, Explicit analysis of channel mismatch effects in time-interleaved ADC systems, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol.48, issue.3, pp.261-271, 2001.
DOI : 10.1109/81.915383

G. Léger, E. J. Peralías, A. Rueda, and J. L. Huertas, Impact of Random Channel Mismatch on the SNR and SFDR of Time-Interleaved ADCs, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol.51, issue.1, pp.140-150, 2004.
DOI : 10.1109/TCSI.2003.821301

A. Petraglia and S. K. Mitra, Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer, IEEE Transactions on Instrumentation and Measurement, vol.40, issue.5, pp.831-835, 1991.
DOI : 10.1109/19.106306

C. Vogel, The Impact of Combined Channel Mismatch Effects in Time-Interleaved ADCs, IEEE Transactions on Instrumentation and Measurement, vol.54, issue.1, pp.415-427
DOI : 10.1109/TIM.2004.834046

C. Vogel, Modeling, Identification, and Compensation of Channel Mismatch Errors in Time-Interleaved Analog-to-Digital Converters, 2005.

C. Vogel, Comprehensive, error analysis of combined channel mismatch effects in time-interleaved ADCs, Proceedings of the 20th IEEE Instrumentation Technology Conference (Cat. No.03CH37412), pp.733-738, 2003.
DOI : 10.1109/IMTC.2003.1208253

N. Kurosawa, K. Maruyama, H. Kobayashi, H. Sugawara, and K. Kobayashi, Explicit formula for channel mismatch effects in time-interleaved ADC systems, Proceedings of the 17th IEEE Instrumentation and Measurement Technology Conference [Cat. No. 00CH37066], pp.763-768, 2000.
DOI : 10.1109/IMTC.2000.848838

H. Johansson and P. Löwenborg, Reconstruction of nonuniformly sampled bandlimited signals by means of digital fractional delay filters, IEEE Transactions on Signal Processing, vol.50, issue.11, pp.2757-2767, 2002.
DOI : 10.1109/TSP.2002.804089

C. Vogel, D. Draxelmayr, and F. Kuttner, Compensation of timing mismatches in timeinterleaved analog-to-digital converters through transfer characteristics tuning, The 47th Midwest Symposium on Circuits and Systems (MWSCAS), pp.341-345, 2004.

Y. Wang and B. Razavi, An 8-bit 150-MHz CMOS A/D converter, IEEE Journal of Solid-State Circuits, vol.35, issue.3, pp.308-317, 2000.
DOI : 10.1109/4.826812

J. Chou, Phase averaging and interpolation using resistor strings or resistor rings for multi-phase clock generation, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.53, issue.5, pp.984-991, 2006.
DOI : 10.1109/TCSI.2006.869905

L. Wu and W. C. Black, A low-jitter skew-calibrated multi-phase clock generator for time-interleaved applications, IEEE International Solid-State Circuits Conference, pp.396-397

K. Poulton, J. J. Corcoran, and T. Hornak, A 1-GHz 6-bit ADC system, IEEE Journal of Solid-State Circuits, vol.22, issue.6, pp.962-970
DOI : 10.1109/JSSC.1987.1052844

K. Sandeep, M. A. Gupta, J. Inerfield, and . Wang, A 1-gs/s 11-bit adc with 55-db sndr, 250-mw power realized by a high bandwidth scalable time-interleaved architecture, IEEE Journal of Solid-State Circuits, issue.12, pp.412650-2657, 2006.

C. Kenneth, D. Dyer, S. H. Fu, P. J. Lewis, and . Hurst, An analog background calibration technique for time-interleaved analog-to-digital converters, IEEE Journal of Solid-State Circuits, vol.33, issue.12, pp.1912-1919, 1998.

M. Tamba, A. Shimizu, H. Munakata, and T. Komuro, A method to improve SFDR with random interleaved sampling method, Proceedings International Test Conference 2001 (Cat. No.01CH37260), pp.512-520, 2001.
DOI : 10.1109/TEST.2001.966669

D. Fu, K. C. Dyer, S. H. Lewis, and P. J. Hurst, A digital background calibration technique for time-interleaved analog-to-digital converters, IEEE Journal of Solid-State Circuits, vol.33, issue.12, pp.1904-1911, 1998.

M. El-chammas and B. Murmann, A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration, IEEE Journal of Solid-State Circuits, vol.46, issue.4, pp.838-847, 2011.
DOI : 10.1109/JSSC.2011.2108125

A. Haftbaradaran and K. W. Martin, A Background Sample-Time Error Calibration Technique Using Random Data for Wide-Band High-Resolution Time-Interleaved ADCs, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.55, issue.3, pp.234-238, 2008.
DOI : 10.1109/TCSII.2008.918970

D. Camarero, K. B. Kalaia, J. Naviner, and P. Loumeau, Mixedsignal clock-skew calibration technique for time-interleaved adcs IEEE Transactions on Circuits and Systems I : Regular Papers, pp.3676-3687

C. Huang, C. Wang, and J. Wu, A CMOS 6-Bit 16-GS/s Time-Interleaved ADC Using Digital Background Calibration Techniques, IEEE Journal of Solid-State Circuits, vol.46, issue.4, pp.848-858, 2011.
DOI : 10.1109/JSSC.2011.2109511

E. Iroaga, B. Murmann, and L. Nathawad, A Background Correction Technique for Timing Errors in Time-Interleaved Analog-to-Digital Converters., 2005 IEEE International Symposium on Circuits and Systems, pp.5557-5560, 2005.
DOI : 10.1109/ISCAS.2005.1465896

H. Jin and E. K. Lee, A digital-background calibration technique for minimizing timing-error effects in time-interleaved adcs, IEEE Transactions on Circuits and Systems II : Analog and Digital Signal Processing, vol.47, issue.7, pp.603-613, 2000.

K. Poulton, R. Neff, B. Setterberg, B. Wuppermann, T. Kopley et al., A 20 gs/s 8 b adc with a 1 mb memory in 0.18 µm cmos, IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp.318-496

M. Jridi, A subband FFT-based method for static errors compensation in Time-Interleaved ADCs, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS), pp.1-4
DOI : 10.1109/MWSCAS.2011.6026640

URL : https://hal.archives-ouvertes.fr/hal-00671808

J. M. Dias-pereira, P. M. Silva-girão, A. M. , and C. Serra, An FFT-Based Method to Evaluate and Compensate Gain and Offset Errors of Interleaved ADC Systems, IEEE Transactions on Instrumentation and Measurement, vol.53, issue.2, pp.423-430
DOI : 10.1109/TIM.2004.823321

S. J. Liu, X. J. Xu, and Y. X. Zou, Blind timing skew estimation based on spectra sparsity and all phase FFT for time-interleaved ADCs, 2015 IEEE International Conference on Digital Signal Processing (DSP), pp.926-930, 2015.
DOI : 10.1109/ICDSP.2015.7252012

M. Jridi, L. Bossuet, B. L. Gal, and D. Dallet, New adaptive calibration method for Time Interleaved Analog to Digital Converters, 2007 IEEE Northeast Workshop on Circuits and Systems, pp.932-935
DOI : 10.1109/NEWCAS.2007.4487991

URL : https://hal.archives-ouvertes.fr/hal-00180510

C. Vogel and H. Johansson, Time-Interleaved Analog-To-Digital Converters: Status and Future Directions, 2006 IEEE International Symposium on Circuits and Systems, pp.3386-3389, 2006.
DOI : 10.1109/ISCAS.2006.1693352

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.212.8221

S. Saleem and C. Vogel, Adaptive blind background calibration of polynomial-represented frequency response mismatches in a two-channel time-interleaved adc IEEE Transactions on Circuits and Systems I : Regular Papers, pp.1300-1310, 2011.

H. Johansson and A. Eghbali, Two Polynomial FIR Filter Structures With Variable Fractional Delay and Phase Shift, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.61, issue.5, pp.1355-1365, 2014.
DOI : 10.1109/TCSI.2014.2309863

A. Kalidas, M. Pillai, and H. Johansson, Efficient recovery of sub-nyquist sampled sparse multi-band signals using reconfigurable multi-channel analysis and modulated synthesis filter banks, IEEE Transactions on Signal Processing, issue.991, 2015.

L. Wang, A Hilbert-Transform-Based Method to Estimate and Correct Timing Error in Time-Interleaved ADCs, Journal of Electronic Testing, vol.54, issue.3, pp.1-9, 2015.
DOI : 10.1007/s10836-015-5523-7

Y. Wang, H. Johansson, and H. Xu, Adaptive background estimation for static nonlinearity mismatches in two-channel tiadcs IEEE Transactions on Circuits and Systems II : Express Briefs, pp.226-230

H. Johansson, A Polynomial-Based Time-Varying Filter Structure for the Compensation of Frequency-Response Mismatch Errors in Time-Interleaved ADCs, IEEE Journal of Selected Topics in Signal Processing, vol.3, issue.3, pp.384-396, 2009.
DOI : 10.1109/JSTSP.2009.2020554

S. Saleem, Adaptive Calibration of Frequency Response Mismatches in Time- Interleaved Analog-to-Digital Converters, 2010.

K. M. Tsui and S. C. Chan, A Versatile Iterative Framework for the Reconstruction of Bandlimited Signals from Their Nonuniform Samples, Journal of Signal Processing Systems, vol.10, issue.10, pp.459-468, 2010.
DOI : 10.1007/s11265-010-0481-x

K. M. Tsui and S. C. Chan, New Iterative Framework for Frequency Response Mismatch Correction in Time-Interleaved ADCs: Design and Performance Analysis, IEEE Transactions on Instrumentation and Measurement, vol.60, issue.12, pp.3792-3805, 2011.
DOI : 10.1109/TIM.2011.2141310

K. M. Tsui and S. C. Chan, A Novel Iterative Structure for Online Calibration of <formula formulatype="inline"> <tex Notation="TeX">$M$</tex></formula>-channel Time-Interleaved ADCs, IEEE Transactions on Instrumentation and Measurement, vol.63, issue.2, pp.312-325, 2014.
DOI : 10.1109/TIM.2013.2278574

M. Hotz and C. Vogel, Linearization of Time-Varying Nonlinear Systems Using A Modified Linear Iterative Method, IEEE Transactions on Signal Processing, vol.62, issue.10, pp.2566-2579, 2014.
DOI : 10.1109/TSP.2014.2311965

B. Yu and W. C. Black, Error analysis for time-interleaved analog channels, The IEEE International Symposium on Circuits and Systems (ISCAS), pp.468-471, 2001.

J. Elbornsson and . Analysis, Estimation and Compensation of Mismatch Effects in A/D Converters, 2003.

T. Tsai, P. J. Hurst, and S. H. Lewis, Bandwidth Mismatch and Its Correction in Time-Interleaved Analog-to-Digital Converters, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.53, issue.10, pp.1133-1137
DOI : 10.1109/TCSII.2006.882224

R. Scott and . Velazquez, Hybrid filter banks for analog/digital conversion Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1997.

P. Vaidyanathan, Multirate digital filters, filter banks, polyphase networks, and applications: a tutorial, Proceedings of the IEEE, pp.56-93, 1990.
DOI : 10.1109/5.52200

P. Löwenborg, Quantization noise in filter bank analog-to-digital converters, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), pp.601-604, 2001.
DOI : 10.1109/ISCAS.2001.921142

E. Okan-kadri, Fourier-Related Transforms, Fast Algorithms and Applications, 1997.

C. E. Shannon, Communication In The Presence Of Noise, Proceedings of the IEEE, vol.86, issue.2, pp.447-457, 1998.
DOI : 10.1109/JPROC.1998.659497

H. Nyquist, Certain topics in telegraph transmission theory, Proceedings of the IEEE, vol.90, issue.2, pp.280-305, 2002.
DOI : 10.1109/5.989875

A. Feuer and G. C. Goodwin, Sampling in Digital Signal Processing and Control, 1996.
DOI : 10.1007/978-1-4612-2460-0

M. Shafiq, D. Jamal, N. C. Fu, P. J. Chang, S. H. Hurst et al., A 10-b 120-msample/s time-interleaved analog-to-digital converter with digital background calibration, IEEE Journal of Solid-State Circuits, vol.37, issue.12, pp.1618-1627, 2002.

M. Shafiq, D. Jamal, M. P. Fu, P. J. Singh, S. H. Hurst et al., Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter, IEEE Transactions on Circuits and Systems I : Regular Papers, vol.51, issue.1, pp.130-139, 2004.

C. Ho-law, P. J. Hurst, and S. H. Lewis, A Four-Channel Time-Interleaved ADC With Digital Calibration of Interchannel Timing and Memory Errors, IEEE Journal of Solid-State Circuits, vol.45, issue.10, pp.2091-2103, 2010.
DOI : 10.1109/JSSC.2010.2061630

J. Matsuno, T. Yamaji, M. Furuta, and T. Itakura, All-Digital Background Calibration Technique for Time-Interleaved ADC Using Pseudo Aliasing Signal, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.60, issue.5, pp.1113-1121, 2013.
DOI : 10.1109/TCSI.2013.2249176

S. Singh, L. Anttila, M. Epp, W. Schlecker, and M. Valkama, Analysis, Blind Identification, and Correction of Frequency Response Mismatch in Two-Channel Time-Interleaved ADCs, IEEE Transactions on Microwave Theory and Techniques, vol.63, issue.5, pp.1721-1734, 2015.
DOI : 10.1109/TMTT.2015.2409852

S. Singh, L. Anttila, M. Epp, W. Schlecker, and M. Valkama, Frequency Response Mismatches in 4-channel Time-Interleaved ADCs: Analysis, Blind Identification, and Correction, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.62, issue.9, pp.2268-2279
DOI : 10.1109/TCSI.2015.2459554

G. John and . Proakis, Digital Communication, 1995.

Y. Li, Phase and Quadrature Imbalance -Modeling, Estimation, and Compensation, SpringerBriefs in Electrical and Computer Engineering, pp.978-979, 2014.
DOI : 10.1007/978-1-4614-8618-3

J. Elbornsson, F. Gustafsson, and J. Eklund, Blind adaptive equalization of mismatch errors in a time-interleaved a/d converter system IEEE Transactions on Circuits and Systems I : Regular Papers, pp.151-158

J. Elbornsson, F. Gustafsson, and J. Eklund, Blind equalization of time errors in a time-interleaved ADC system, IEEE Transactions on Signal Processing, vol.53, issue.4, pp.1413-1424, 2005.
DOI : 10.1109/TSP.2005.843706

S. Huang and B. C. Levy, Adaptive blind calibration of timing offset and gain mismatch for two-channel time-interleaved adcs IEEE Transactions on Circuits and Systems I : Regular Papers, pp.1278-1288, 2006.

S. Huang and B. C. Levy, Blind calibration of timing offsets for four-channel time-interleaved adcs IEEE Transactions on Circuits and Systems I : Regular Papers, pp.863-876, 2006.

M. Seo and M. Rodwell, Generalized Blind Mismatch Correction for a Two-Channel Time-Interleaved ADC: Analytic Approach, 2007 IEEE International Symposium on Circuits and Systems, pp.109-112
DOI : 10.1109/ISCAS.2007.378233

V. Divi and G. W. Wornell, Blind Calibration of Timing Skew in Time-Interleaved Analog-to-Digital Converters, IEEE Journal of Selected Topics in Signal Processing, vol.3, issue.3, pp.509-522, 2009.
DOI : 10.1109/JSTSP.2009.2020269

M. Vetterli, Invertibility of linear periodically time-varying filters, IEEE Transactions on Circuits and Systems, vol.36, issue.1, pp.148-150, 1989.
DOI : 10.1109/31.16583

J. Wu and C. Lin, Optimal finite impulse response approximate inverse of linear periodic filters, IEEE Proceedings Vision, pp.141-148, 2006.
DOI : 10.1049/ip-vis:20045118

S. Saleem and C. Vogel, Adaptive compensation of frequency response mismatches in high-resolution time-interleaved ADCs using a low-resolution ADC and a time-varying filter, Proceedings of 2010 IEEE International Symposium on Circuits and Systems, pp.561-564, 2010.
DOI : 10.1109/ISCAS.2010.5537536

T. Tsai, P. J. Hurst, and S. H. Lewis, Correction of Mismatches in a Time-Interleaved Analog-to-Digital Converter in an Adaptively Equalized Digital Communication Receiver, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.56, issue.2, pp.307-319, 2008.
DOI : 10.1109/TCSI.2008.2002114

S. Mendel and C. Vogel, A Compensation Method for Magnitude Response Mismatches in Two-channel Time-interleaved Analog-to-Digital Converters, 2006 13th IEEE International Conference on Electronics, Circuits and Systems, pp.712-715, 2006.
DOI : 10.1109/ICECS.2006.379888

S. Mendel and C. Vogel, On the Compensation of Magnitude Response Mismatches in M-channel Time-interleaved ADCs, 2007 IEEE International Symposium on Circuits and Systems, pp.3375-3378
DOI : 10.1109/ISCAS.2007.378291

C. Vogel and S. Mendel, A flexible and scalable structure to compensate frequency response mismatches in time-interleaved adcs IEEE Transactions on Circuits and Systems I : Regular Papers, pp.2463-2475, 2009.

A. Meyer, P. Desgreys, H. Petit, B. Louis, and V. Petit, Suiveurbloqueur asymétrique/symétrique de bande passante 20ghz en technologie sige, XIXèmes Journées Nationales Microondes, pp.3-4, 2015.

A. Stratix, . Iv-device, and . Handbook, Altera, 101 Innovation Drive URL https, pp.5-6, 2015.

S. Singh, M. Epp, G. Vallant, M. Valkama, and L. Anttila, 2-channel Time-Interleaved ADC frequency response mismatch correction using adaptive I/Q signal processing, 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), pp.1079-1084
DOI : 10.1109/MWSCAS.2013.6674840

L. Anttila, M. Valkama, and M. Renfors, Circularity-Based I/Q Imbalance Compensation in Wideband Direct-Conversion Receivers, IEEE Transactions on Vehicular Technology, vol.57, issue.4, pp.2099-2113, 2008.
DOI : 10.1109/TVT.2007.909269

A. Bonnetat, J. Hodé, G. Ferré, and D. Dallet, An Adaptive All-Digital Blind Compensation of Dual-TIADC Frequency-Response Mismatch Based on Complex Signal Correlations, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.62, issue.9, pp.821-825
DOI : 10.1109/TCSII.2015.2435611

URL : https://hal.archives-ouvertes.fr/hal-01259954

D. Sergio, J. Muñoz, and . Hormigo, High-throughput fpga implementation of qr decomposition IEEE Transactions on Circuits and Systems II : Express Briefs, pp.861-865, 2015.

A. Bonnetat, J. Hodé, G. Ferré, and D. Dallet, Correlation-Based Frequency-Response Mismatch Compensation of Quad-TIADC Using Real Samples, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.62, issue.8, pp.746-750, 2015.
DOI : 10.1109/TCSII.2015.2433472

URL : https://hal.archives-ouvertes.fr/hal-01259949

A. Bonnetat, J. Hodé, D. Dallet, and G. Ferré, A frequency independent method for adaptive correction of time interleaved analog to digital converters, 19th IMEKO TC 4 Symposium and 17th IWADC Workshop Advances in Instrumentation and Sensors Interoperability, pp.637-642, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00951966

A. Bonnetat, J. Hodé, D. Dallet, and G. Ferré, A new fully digital frequency response mismatch compensation algorithm for time interleaved analog-to-digital converters, 2014 International Radar Conference, 2014.
DOI : 10.1109/RADAR.2014.7060441

URL : https://hal.archives-ouvertes.fr/hal-00983343

A. Bonnetat, J. Hodé, D. Dallet, and G. Ferré, Approche adaptative pour la correction des défauts d'appariement d'un convertisseur analogique numérique par entrelacement, GDR SOC/SIP 2014, pp.11-13

J. Hodé and A. Bonnetat, Procédé de correction adaptative des défauts d'entrelacement d'un can entrelacé ; composant électronique et système associé, 2014.

W. Kester, Understand sinad, enob, snr, thd, thd + n, and sfdr so you don't get lost in the noise floor, 2008.