W. Abu-sufah, D. Kuck, and D. Lawrie, Automatic program transformations for virtual memory computers, Proceedings of the 1979 National Computer Conference, pp.969-969, 1979.

C. Alias, F. Baray, and A. Darte, Bee+Cl@k, ACM SIGPLAN Notices, vol.42, issue.7, pp.73-82, 2007.
DOI : 10.1145/1273444.1254778

F. Allen and J. Cocke, A catalogue of optimizing transformations, 1971.

R. Allen and K. Kennedy, Automatic translation of FORTRAN programs to vector form, ACM Transactions on Programming Languages and Systems, vol.9, issue.4, pp.491-542, 1987.
DOI : 10.1145/29873.29875

P. Saman, . Amarasinghe, M. Jennifer-ann, . Anderson, S. Monica et al., An overview of the suif compiler for scalable parallel machines, PPSC, pp.662-667, 1995.

M. Amini, C. Ancourt, F. Coelho, B. Creusillet, S. Guelton et al., PIPS is not (just) polyhedral software, 1st International Workshop on Polyhedral Compilation Techniques (IMPACT), 2011.
URL : https://hal.archives-ouvertes.fr/hal-00744312

M. Amini, B. Creusillet, S. Even, R. Keryell, O. Goubier et al., al. Par4All: From convex array regions to heterogeneous computing, IMPACT, 2012.

C. Ancourt and F. Irigoin, Scanning polyhedra with DO loops, ACM SIGPLAN Notices, vol.26, issue.7, pp.39-50, 1991.
DOI : 10.1145/109626.109631
URL : https://hal.archives-ouvertes.fr/hal-00752774

R. Bagnara, M. Patricia, E. Hill, and . Zaffanella, The Parma Polyhedra Library: Toward a complete set of numerical abstractions for the analysis and verification of hardware and software systems, Science of Computer Programming, vol.72, issue.1-2, pp.3-21, 0193.
DOI : 10.1016/j.scico.2007.08.001

V. Bandishti, I. Pananilath, and U. Bondhugula, Tiling stencil computations to maximize parallelism, 2012 International Conference for High Performance Computing, Networking, Storage and Analysis, 2012.
DOI : 10.1109/SC.2012.107

U. Banerjee, Data dependence in ordinary programs, 1976.

N. Muthu-manikandan-baskaran, U. Vydyanathan, J. Kumar-reddy-bondhugula, A. Ramanujam, P. Rountev et al., Compiler-assisted dynamic scheduling for effective parallelization of loop nests on multicore processors, ACM SIGPLAN Notices, vol.44, issue.4, pp.219-228, 2009.
DOI : 10.1145/1594835.1504209

J. Muthu-manikandan-baskaran, P. Ramanujam, and . Sadayappan, Automatic c-to-cuda code generation for affine programs, Compiler Construction, pp.244-263, 2010.

C. Bastoul, Efficient code generation for automatic parallelization and optimization, Second International Symposium on Parallel and Distributed Computing, 2003. Proceedings., pp.23-30, 2003.
DOI : 10.1109/ISPDC.2003.1267639

C. Bastoul, Code generation in the polyhedral model is easier than you think, Proceedings. 13th International Conference on Parallel Architecture and Compilation Techniques, 2004. PACT 2004., pp.7-16, 2004.
DOI : 10.1109/PACT.2004.1342537
URL : https://hal.archives-ouvertes.fr/hal-00017260

C. Bastoul, Improving Data Locality in Static Control Programs, 2004.

C. Bastoul, Clan -a polyhedral representation extractor for high level programs, 2008.

M. Belaoucha, D. Barthou, A. Eliche, and S. Touati, FADAlib: an open source C++ library for fuzzy array dataflow analysis, Procedia Computer Science, vol.1, issue.1, pp.2075-2084, 2010.
DOI : 10.1016/j.procs.2010.04.232
URL : https://hal.archives-ouvertes.fr/hal-00551673

M. Benabderrahmane, L. Pouchet, A. Cohen, and C. Bastoul, The Polyhedral Model Is More Widely Applicable Than You Think, Compiler Construction, pp.283-303, 2010.
DOI : 10.1007/978-3-642-11970-5_16
URL : https://hal.archives-ouvertes.fr/inria-00551087

J. Bezanson, S. Karpinski, B. Viral, A. Shah, and . Edelman, Julia: A fast dynamic language for technical computing, 2012.

J. Bezanson, S. Karpinski, V. B. Shah, and A. Edelman, Julia: A fast dynamic language for technical computing, 1209.

G. Somashekaracharya, U. Bhaskaracharya, and . Bondhugula, Polyglot: a polyhedral loop transformation framework for a graphical dataflow language, Compiler Construction, pp.123-143, 2013.

W. Blume, R. Doallo, R. Eigenmann, J. Grout, J. Hoeflinger et al., al. Parallel programming with polaris, Computer, issue.12, pp.2978-82, 1996.

U. Bondhugula, A. Hartono, J. Ramanujam, and P. Sadayappan, A practical automatic polyhedral parallelizer and locality optimizer, ACM SIGPLAN Notices, vol.43, issue.6, pp.101-113, 2008.
DOI : 10.1145/1379022.1375595

U. Bondhugula, O. Günlük, S. Dash, and L. Renganarayanan, A model for fusion and code motion in an automatic parallelizing compiler, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, PACT '10, pp.343-352, 2010.
DOI : 10.1145/1854273.1854317

U. Kumar and R. Bondhugula, Effective Automatic Parallelization and Locality Optimization Using the Polyhedral Model, p.3325799, 2008.

F. Catthoor, S. Eddy-de-greef, and . Suytack, Custom memory management methodology: Exploration of memory organisation for embedded multimedia system design, 1998.
DOI : 10.1007/978-1-4757-2849-1

C. Chen, Polyhedra scanning revisited, Conference on Programming Language Design and Implementation, pp.499-508
DOI : 10.1145/2254064.2254123

C. Chen, J. Chame, and M. Hall, A framework for composing high-level loop transformations, 2008.

M. Christen, O. Schenk, and H. Burkhart, PATUS: A Code Generation and Autotuning Framework for Parallel Iterative Stencil Computations on Modern Microarchitectures, 2011 IEEE International Parallel & Distributed Processing Symposium, 2011.
DOI : 10.1109/IPDPS.2011.70

M. Christen, Generating and auto-tuning parallel stencil codes, 2011.

M. Cierniak and W. Li, Recovering logical data and code structures, 1995.

A. Cohen, M. Sigler, S. Girbal, O. Temam, D. Parello et al., Facilitating the search [45] NVIDIA Corporation, 2013.

B. Creusillet and F. Irigoin, Interprocedural array region analyses, International Journal of Parallel Programming, vol.24, 1996.
URL : https://hal.archives-ouvertes.fr/hal-00752611

A. Darte, Y. Robert, and F. Vivien, Loop parallelization algorithms In Compiler Optimizations for Scalable Parallel Systems: Languages, Compilation Techniques and Run Time Systems, LNCS, vol.1808, pp.141-171, 2001.

K. Datta, M. Murphy, V. Volkov, S. Williams, J. Carter et al., Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures, 2008 SC, International Conference for High Performance Computing, Networking, Storage and Analysis, pp.1-4, 2008.
DOI : 10.1109/SC.2008.5222004

K. Datta, S. Kamil, S. Williams, L. Oliker, J. Shalf et al., Optimization and Performance Modeling of Stencil Computations on Modern Microprocessors, SIAM Review, vol.51, issue.1, pp.129-159, 2009.
DOI : 10.1137/070693199

C. Dave, H. Bae, S. Min, S. Lee, R. Eigenmann et al., Cetus: A Source-to-Source Compiler Infrastructure for Multicores, Computer, vol.42, issue.12, pp.4236-4278, 2009.
DOI : 10.1109/MC.2009.385

P. Di and J. Xue, Model-Driven Tile Size Selection for DOACROSS Loops on GPUs, Proceedings of the 17th international conference on Parallel processing -Volume Part II, Euro-Par'11, pp.401-412, 2011.
DOI : 10.1007/978-3-642-23397-5_40

P. Feautrier, Array expansion, 2nd International Conference on Supercomputing (ICS'88), pp.429-441, 1988.
URL : https://hal.archives-ouvertes.fr/hal-01099746

P. Feautrier, Parametric integer programming, RAIRO - Operations Research, vol.22, issue.3, pp.243-268, 1988.
DOI : 10.1051/ro/1988220302431

P. Feautrier, Dataflow analysis of array and scalar references, International Journal of Parallel Programming, vol.24, issue.4, pp.23-53, 1991.
DOI : 10.1007/BF01407931

P. Feautrier, Some efficient solutions to the affine scheduling problem. Part II. Multidimensional time, International Journal of Parallel Programming, vol.2, issue.4, pp.389-420, 1992.
DOI : 10.1007/BF01379404

P. Feautrier, Some efficient solutions to the affine scheduling problem. I. One-dimensional time, International Journal of Parallel Programming, vol.40, issue.6, pp.313-348, 1992.
DOI : 10.1007/BF01407835

M. Geigl, Parallelization of loop nests with general bounds in the polyhedron model, 1997.

S. Girbal, N. Vasilache, C. Bastoul, A. Cohen, D. Parello et al., Semi-Automatic Composition of Loop Transformations for Deep Parallelism and Memory Hierarchies, International Journal of Parallel Programming, vol.20, issue.1, pp.261-317, 2006.
DOI : 10.1007/s10766-006-0012-3
URL : https://hal.archives-ouvertes.fr/hal-01257288

G. Goumas, M. Athanasaki, and N. Koziris, An efficient code generation technique for tiled iteration spaces. Parallel and Distributed Systems, IEEE Transactions on, vol.14, issue.10, pp.1021-1034, 2003.

M. Griebl and C. Lengauer, The loop parallelizer loopo, Proc. Sixth Workshop on Compilers for Parallel Computers, pp.311-320, 1996.

M. Griebl, P. Feautrier, and C. Lengauer, On index set splitting, 1999 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.PR00425), pp.607-631, 2000.
DOI : 10.1109/PACT.1999.807572

. Openacc-working and . Group, The openacc application programming interface, 2011.

G. Guennebaud, Eigen: a c++ linear algebra library, 2011.

D. Han, S. Xu, L. Chen, and L. Huang, PADS: A Pattern-Driven Stencil Compiler-Based Tool for Reuse of Optimizations on GPGPUs, 2011 IEEE 17th International Conference on Parallel and Distributed Systems, pp.308-315, 2011.
DOI : 10.1109/ICPADS.2011.94

A. Hartono, . Muthu-manikandan-baskaran, P. Ramanujam, . Sadayappan-noël, J. Pouchet et al., Dyntile: Parametric tiled loop generation for parallel execution on multicore processors A stencil compiler for short-vector SIMD architectures, Parallel & Distributed Processing (IPDPS) IEEE International Symposium on International Conference on Supercomputing (ICS), pp.1-12, 2010.

J. Holewinski, L. Pouchet, and P. Sadayappan, High-performance code generation for stencil computations on GPU architectures, Proceedings of the 26th ACM international conference on Supercomputing, ICS '12, 2012.
DOI : 10.1145/2304576.2304619

S. Hong, J. Dudhia, and S. Chen, A Revised Approach to Ice Microphysical Processes for the Bulk Parameterization of Clouds and Precipitation, Monthly Weather Review, vol.132, issue.1, 2004.
DOI : 10.1175/1520-0493(2004)132<0103:ARATIM>2.0.CO;2

G. Iooss, S. Rajopadhye, C. Alias, and Y. Zou, Cart: Constant aspect ratio tiling, Proceedings of the 4th International Workshop on Polyhedral Compilation Techniques, 2014.
URL : https://hal.archives-ouvertes.fr/hal-00915827

F. Irigoin, P. Jouvelot, and R. Triolet, Semantical interprocedural parallelization: An overview of the pips project, Proceedings of the 5th international conference on Supercomputing, pp.244-251, 1991.
URL : https://hal.archives-ouvertes.fr/hal-00984684

M. Jiménez, M. José, A. Llabería, and . Fernández, Register tiling in nonrectangular iteration spaces, ACM Transactions on Programming Languages and Systems, vol.24, issue.4, pp.409-453, 2002.
DOI : 10.1145/567097.567101

W. Kelly, . Maslov, . Pugh, . Rosser, D. Shpeisman et al., New user interface for petit and other interfaces: user guide, 1995.

W. Kelly, Optimization within a Unified Transformation Framework, 1996.

W. Kelly and W. Pugh, A unifying framework for iteration reordering transformations, Proceedings 1st International Conference on Algorithms and Architectures for Parallel Processing, 1995.
DOI : 10.1109/ICAPP.1995.472180

W. Kelly, W. Pugh, and E. Rosser, Code generation for multiple mappings, Proceedings Frontiers '95. The Fifth Symposium on the Frontiers of Massively Parallel Computation, 1995.
DOI : 10.1109/FMPC.1995.380437

W. Kelly, V. Maslov, W. Pugh, E. Rosser, T. Shpeisman et al., The Omega calculator and library, version 1.1.0, 1996.

D. Kim, L. Renganarayanan, D. Rostron, S. Rajopadhye, and M. M. Strout, Multilevel tiling: M for the price of one, Proceedings of the 2007 ACM/IEEE Conference on Supercomputing, SC '07, pp.1-51, 2007.

M. Kong, R. Veras, K. Stock, F. Franchetti, L. Pouchet et al., When polyhedral transformations meet simd code generation, Proceedings of the 34th ACM SIGPLAN conference on Programming language design and implementation, pp.127-138, 2013.

S. Krishnamoorthy, M. Baskaran, U. Bondhugula, J. Ramanujam, A. Rountev et al., Effective automatic parallelization of stencil computations, Conference on Programming Language Design and Implementation (PLDI), pp.235-244, 2007.

J. David, . Kuck, H. Robert, . Kuhn, A. David et al., Dependence graphs and compiler optimizations, Proceedings of the 8th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, pp.207-218, 1981.

C. Lattner and V. Adve, LLVM: A compilation framework for lifelong program analysis & transformation, International Symposium on Code Generation and Optimization, 2004. CGO 2004., pp.75-86, 2004.
DOI : 10.1109/CGO.2004.1281665

A. Leung, N. Vasilache, B. Meister, M. Baskaran, D. Wohlford et al., A mapping path for multi-GPGPU accelerated computers from a portable high level programming abstraction, Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units, GPGPU '10, 2010.
DOI : 10.1145/1735688.1735698
URL : https://hal.archives-ouvertes.fr/inria-00551084

V. Loechner, Polylib: A library for manipulating parameterized polyhedra, 1999.

V. Loechner, K. Doran, and . Wilde, Parameterized polyhedra and their vertices Caraco. Parallel computing with generalized cellular automata, International Journal of Parallel Programming, vol.25, issue.6, pp.525-549, 1997.
DOI : 10.1023/A:1025117523902

V. Maslov, Delinearization, ACM SIGPLAN Notices, vol.27, issue.7, pp.152-161, 1992.
DOI : 10.1145/143103.143130

V. Maslov, Lazy array data-flow dependence analysis, Proceedings of the 21st ACM SIGPLAN-SIGACT symposium on Principles of programming languages , POPL '94, 1994.
DOI : 10.1145/174675.177911

V. Maslov and W. Pugh, Simplifying polynomial constraints over integers to make dependence analysis more precise, CONPAR 94 -VAPP VI, Int. Conf. on Parallel and Vector Processing, 1994.
DOI : 10.1007/3-540-58430-7_64
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.30.7763

J. Meng and K. Skadron, A Performance Study for Iterative Stencil Loops on GPUs with Ghost Zone Optimizations, International Journal of Parallel Programming, vol.3, issue.3, pp.115-142, 2011.
DOI : 10.1007/s10766-010-0142-5

A. Nguyen, N. Satish, J. Chhugani, C. Kim, and P. Dubey, 3.5-D Blocking Optimization for Stencil Computations on Modern CPUs and GPUs, 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, pp.1-13, 2010.
DOI : 10.1109/SC.2010.2
URL : https://hal.archives-ouvertes.fr/hal-00865020

D. Orozco, E. Garcia, and G. Gao, Locality Optimization of Stencil Applications Using Data Dependency Graphs, Languages and Compilers for Parallel Computing, pp.77-91, 2011.
DOI : 10.1109/TAP.1966.1138693

D. Constantine, . Polychronopoulos, B. Milind, M. R. Girkar, C. L. Haghighat et al., Parafrase-2: An environment for parallelizing, partitioning , synchronizing, and scheduling programs on multiprocessors, International Journal of High Speed Computing, vol.1, issue.1, pp.45-72, 1989.

S. Pop, A. Cohen, and G. Silber, Induction Variable Analysis with Delayed Abstractions, High Performance Embedded Architectures and Compilers, pp.218-232, 2005.
DOI : 10.1007/11587514_15
URL : https://hal.archives-ouvertes.fr/hal-01257294

S. Pop, A. Cohen, C. Bastoul, S. Girbal, G. Silber et al., Graphite: Polyhedral analyses and optimizations for gcc, Proceedings of the 2006 GCC Developers Summit, p.2006, 2006.

L. Pouchet, PolyBench/C 3.2

L. Pouchet, Interative Optimization in the Polyhedral Model, 2010.

L. Pouchet, Polyopt, a polyhedral optimizer for the rose compiler, 2011.

W. Pugh, Uniform techniques for loop optimization, Proceedings of the 5th international conference on Supercomputing , ICS '91, pp.341-352, 1991.
DOI : 10.1145/109025.109108

W. Pugh and D. Wonnacott, An exact method for analysis of value-based array data dependences, 1994.
DOI : 10.1007/3-540-57659-2_31

W. Pugh and D. Wonnacott, Static analysis of upper and lower bounds on dependences and parallelism, ACM Transactions on Programming Languages and Systems, vol.16, issue.4, pp.1248-1278, 1994.
DOI : 10.1145/183432.183525

F. Quilleré, S. Rajopadhye, and D. Wilde, Generation of efficient nested loops from polyhedra, International Journal of Parallel Programming, vol.28, issue.5, pp.469-498, 2000.
DOI : 10.1023/A:1007554627716

J. Ragan-kelley, C. Barnes, A. Adams, S. Paris, F. Durand et al., Halide: A language and compiler for optimizing parallelism, locality, and recomputation in image processing pipelines, ACM SIG- PLAN Conference on Programming Language Design and Implementation, 2013.

L. Renganarayana and S. Rajopadhye, Positivity, posynomials and tile size selection, 2008 SC, International Conference for High Performance Computing, Networking, Storage and Analysis, pp.1-12, 2008.
DOI : 10.1109/SC.2008.5213293

L. Renganarayanan, D. Kim, S. Rajopadhye, and M. M. Strout, Parameterized tiled loops for free, ACM SIGPLAN Notices, vol.42, issue.6, pp.405-414, 2007.
DOI : 10.1145/1273442.1250780

J. Peddie and R. , Qualcomm single largest proprietary gpu supplier, imagination technologies the leader in gpu ip, arm and vivante growing rapidly, according to latest report from jon peddie research

J. Sams, Blog post: Renderscript part 2, 2011.

R. Schreiber and J. J. Dongarra, Automatic blocking of nested loops, 1990.

E. Schweitz, R. Lethin, A. Leung, and B. Meister, R-stream: A parametric high level compiler, Proceedings of HPEC, 2006.

J. Shirako and V. Sarkar, Oil and water can mix! experiences with integrating polyhedral and ast-based transformations, 2013.

A. Simbürger and A. Größliger, On the variety of static control parts in real-world programs: from affine via multi-dimensional to polynomial and just-in-time, Proceedings of the 4th International Workshop on Polyhedral Compilation Techniques, 2014.

G. Smith, Numerical Solution of Partial Differential Equations: Finite Difference Methods, 2004.

R. Strzodka, M. Shaheen, D. Pajak, and H. Seidel, Cache oblivious parallelograms in iterative stencil computations, Proceedings of the 24th ACM International Conference on Supercomputing, ICS '10, pp.49-59, 2010.
DOI : 10.1145/1810085.1810096

R. Strzodka, M. Shaheen, D. Pajak, and H. Seidel, Cache Accurate Time Skewing in Iterative Stencil Computations, 2011 International Conference on Parallel Processing, pp.571-581, 2011.
DOI : 10.1109/ICPP.2011.47

A. Taflove, Computational electrodynamics: The Finite-difference time-domain method, 1995.

Y. Tang, . Chowdhury, C. Bradley, C. Kuszmaul, . Luk et al., The pochoir stencil compiler, Proceedings of the 23rd ACM symposium on Parallelism in algorithms and architectures, SPAA '11, pp.117-128, 2011.
DOI : 10.1145/1989493.1989508

K. Trifunovi´ctrifunovi´c, A. Cohen, D. Edelsohn, F. Li, T. Grosser et al., GRAPHITE two years after: First lessons learned from eal-world polyhedral compilation, 2nd GCC Research Opportunities Workshop (GROW), 2010.

A. Robert and . Van-engelen, Efficient symbolic analysis for optimizing compilers, Compiler Construction, pp.118-132

N. Vasilache, C. Bastoul, and A. Cohen, Polyhedral Code Generation in the Real World, International Conference on Compiler Construction (CC), pp.185-201, 2006.
DOI : 10.1007/11688839_16
URL : https://hal.archives-ouvertes.fr/inria-00001106

N. Vasilache, B. Meister, M. Baskaran, and R. Lethin, Joint scheduling and layout optimization to enable multi-level vectorization, IMPACT, 2012.

N. T. Vasilache, Scalable Program Optimization Techniques in the Polyhedral Model, 2007.

A. Venkat, M. Shantharam, M. Hall, and M. Strout, Non-affine Extensions to Polyhedral Code Generation, Proceedings of Annual IEEE/ACM International Symposium on Code Generation and Optimization, CGO '14, 2014.
DOI : 10.1145/2581122.2544141

S. Verdoolaege, isl: An Integer Set Library for the Polyhedral Model, Mathematical Software (ICMS'10), pp.299-302, 2010.
DOI : 10.1007/978-3-642-15582-6_49

S. Verdoolaege, Counting affine calculator and applications, 1st International Workshop on Polyhedral Compilation Techniques (IMPACT), 2011.

S. Verdoolaege, Integer sets and relations: from high-level modeling to low-level implementation, 2013. Spring School on Polyhedral Code Analysis and Optimizations

S. Verdoolaege, Integer set library: Manual -version 0, 2014.

S. Verdoolaege, R. Seghir, K. Beyls, V. Loechner, and M. Bruynooghe, Counting Integer Points in Parametric Polytopes Using Barvinok's Rational Functions, Algorithmica, vol.48, issue.1, pp.37-66, 2007.
DOI : 10.1007/s00453-006-1231-0

S. Verdoolaege, G. Janssens, and M. Bruynooghe, Equivalence checking of static affine programs using widening to handle recurrences Experience with widening based equivalence checking in realistic multimedia systems, Computer Aided Verification 21, pp.599-613279, 2009.

S. Verdoolaege, J. C. Juega, A. Cohen, J. I. Gómez, C. Tenllado et al., Polyhedral parallel code generation for CUDA, ACM Transactions on Architecture and Code Optimization, vol.9, issue.4, pp.1-54, 2013.
DOI : 10.1145/2400682.2400713
URL : https://hal.archives-ouvertes.fr/hal-00786677

P. Robert, . Wilson, S. Robert, . French, S. Christopher et al., Suif: An infrastructure for research on parallelizing and optimizing compilers, ACM Sigplan Notices, issue.12, pp.2931-2968, 1994.

E. Michael, . Wolf, S. Monica, and . Lam, A data locality optimizing algorithm, ACM Sigplan Notices, vol.26, issue.6, pp.30-44, 1991.

E. Michael, . Wolf, S. Monica, and . Lam, A loop transformation theory and an algorithm to maximize parallelism. Parallel and Distributed Systems, IEEE Transactions on, vol.2, issue.4, pp.452-471, 1991.

M. Wolfe, Iteration space tiling for memory hierarchies, Proceedings of the Third SIAM Conference on Parallel Processing for Scientific Computing, pp.357-361, 1987.

T. Yuki, G. Gupta, D. Kim, T. Pathan, and S. Rajopadhye, AlphaZ: A System for Design Space Exploration in the Polyhedral Model, Proceedings of the 25th International Workshop on Languages and Compilers for Parallel Computing, 2012.
DOI : 10.1007/978-3-642-37658-0_2

X. Zhou, J. Giacalone, M. Jesús-garzarán, R. H. Kuhn, Y. Ni et al., Hierarchical overlapped tiling, Proceedings of the Tenth International Symposium on Code Generation and Optimization, CHO '12, pp.207-218
DOI : 10.1145/2259016.2259044
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.220.9092

W. Zuo, P. Li, D. Chen, L. Pouchet, S. Zhong et al., Improving polyhedral code generation for high-level synthesis, 2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2013.
DOI : 10.1109/CODES-ISSS.2013.6659002