. Send, Receive BIP model obtained from BIP to BIP transformations, p.37

A. 17demosaicing-performance and .. Results-per-process, 139 10.18Demosaicing Performance Analysis Results -Mapping3 140 10.19Data dependencies for 2 × 2(A), 3 × 3(B) and 4 × 4(C) process decomposition . Identical patterns indicate respectively a similar amount of local computation (processes) or potential for parallel communication (data dependencies ), p.141

B. Model, 2. Filter, and .. , 151 List of Tables 9, p.123

1. , B. Models, and .. Mparm-implementation-characteristics, 138 10.13Execution times for computational routines on demosaicing processes (in 10 6 cycles), p.138

R. R. Alami, S. Chatila, M. Fleury, F. Ghallab, and . Ingrand, An Architecture for Autonomy, The International Journal of Robotics Research, vol.17, issue.4, pp.315-337, 1998.
DOI : 10.1177/027836499801700402

URL : https://hal.archives-ouvertes.fr/hal-00123273

A. Abhijit, A next-generation design framework for platformbased design, 2007.

A. Benveniste and G. Berry, The synchronous approach to reactive and real-time systems, Proceedings of the IEEE, pp.1270-1282, 1991.
DOI : 10.1109/5.97297

URL : https://hal.archives-ouvertes.fr/inria-00075115

D. Benini, A. Bertozzi, F. Bogliolo, M. Menichelli, and . Olivieri, MPARM: Exploring the Multi-Processor SoC Design Space with SystemC, Journal of VLSI signal processing systems for signal, image and video technology, vol.41, issue.2, pp.169-182, 2005.
DOI : 10.1007/s11265-005-6648-1

A. Basu, P. Bidinger, M. Bozga, J. Sifakis, and J. Sifakis, Distributed Semantics and Implementation for Systems with Interaction and Priority, FORTE, pp.116-133, 2008.
DOI : 10.1007/978-3-540-30101-1_15

URL : https://hal.archives-ouvertes.fr/hal-00359261

A. Basu, S. Bensalem, M. Bozga, B. Caillaud, B. Delahaye et al., Statistical abstraction and model-checking of large heterogeneous systems, Proceedings of FMOODS/FORTE'10, pp.32-46, 2010.
URL : https://hal.archives-ouvertes.fr/hal-01055148

A. Basu, B. Bensalem, M. Bozga, J. Combaz, M. Jaber et al., Rigorous Component-Based System Design Using the BIP Framework, IEEE Software, vol.28, issue.3, pp.41-48, 2011.
DOI : 10.1109/MS.2011.27

URL : https://hal.archives-ouvertes.fr/hal-00722395

A. Basu, S. Bensalem, M. Bozga, B. Delahaye, A. Legay et al., Statistical abstraction and model-checking of large heterogeneous systems, pp.53-72, 2012.
URL : https://hal.archives-ouvertes.fr/hal-01055148

A. Benveniste, P. Bournai, T. Gautier, and P. L. Guernic, SIGNAL : a data flow oriented language for signal processing, 1985.
URL : https://hal.archives-ouvertes.fr/inria-00076178

. Bibliography, M. Bonakdarpour, M. Bozga, J. Jaber, J. Quilbeuf et al., From high-level component-based models to distributed implementations, EMSOFT, pp.209-218, 2010.

M. Bensalem, A. Bozga, T. Legay, J. Nguyen, R. Sifakis et al., Incremental Component-based Construction and Verification using Invariants, Proceedings of FMCAD'10, pp.257-266, 2010.
URL : https://hal.archives-ouvertes.fr/hal-00557802

M. Bensalem, T. Bozga, J. Nguyen, J. Sifakis, and . Sifakis, D-Finder: A Tool for Compositional Deadlock Detection and Verification, CAV, pp.614-619, 2009.
DOI : 10.1007/978-3-642-02658-4_45

URL : https://hal.archives-ouvertes.fr/hal-00722550

M. [. Bensalem, T. Bozga, J. Nguyen, and . Sifakis, Compositional Verification for Component-based Systems and Application, Proceedings of ATVA'08, pp.64-79, 2008.
URL : https://hal.archives-ouvertes.fr/hal-00568866

M. [. Bensalem, T. Bozga, J. Nguyen, and . Sifakis, D-Finder: A Tool for Compositional Deadlock Detection and Verification, Proceedings of CAV'09, pp.614-619, 2009.
DOI : 10.1007/978-3-642-02658-4_45

URL : https://hal.archives-ouvertes.fr/hal-00722550

A. Basu, M. Bozga, and J. Sifakis, Modeling Heterogeneous Real-time Components in BIP, Fourth IEEE International Conference on Software Engineering and Formal Methods (SEFM'06), pp.3-12, 2006.
DOI : 10.1109/SEFM.2006.27

URL : https://hal.archives-ouvertes.fr/hal-00375298

F. Balarin, M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska et al., Hardware-software co-design of embedded systems: the POLIS approach, 1997.
DOI : 10.1007/978-1-4615-6127-9

[. Berry and G. Gonthier, The Esterel synchronous programming language: design, semantics, implementation, Science of Computer Programming, vol.19, issue.2, pp.87-152, 1992.
DOI : 10.1016/0167-6423(92)90005-V

URL : https://hal.archives-ouvertes.fr/inria-00075711

A. Basu, M. Gallien, C. Lesire, T. Nguyen, S. Bensalem et al., Incremental componentbased construction and verification of a robotic system, Proceedings of the 2008 conference on ECAI 2008: 18th European Conference on Artificial Intelligence, pp.631-635, 2008.

A. Bensalem, A. Griesmayer, T. Legay, J. Nguyen, R. Sifakis et al., D-Finder 2: Towards Efficient Correctness of Incremental Design, NASA Formal Methods, pp.453-458, 2011.
DOI : 10.1109/MS.1985.230351

[. Bozga, M. Jaber, and J. Sifakis, Source-to-source architecture transformation for performance optimization in bip, SIES, pp.152-160, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00722520

M. Sangiovanni-vincentelli, Y. Sgroi, and . Watanabe, Modeling and designing heterogeneous systems, Concurrency and Hardware Design, pp.228-273

A. Basu, L. Mounier, J. Marcpoulhì-es, J. Pulou, and . Sifakis, Using BIP for Modeling and Verification of Networked Systems -- A Case Study on TinyOS-based Networks, Sixth IEEE International Symposium on Network Computing and Applications (NCA 2007), pp.257-260, 2007.
DOI : 10.1109/NCA.2007.52

S. Bliudze and J. Sifakis, The Algebra of Connectors—Structuring Interaction in BIP, IEEE Transactions on Computers, vol.57, issue.10, pp.1315-1330, 2008.
DOI : 10.1109/TC.2008.26

S. Bliudze and J. Sifakis, A Notion of Glue Expressiveness for Component-Based Systems, Lecture Notes in Computer Science, vol.5201, pp.508-522, 2008.
DOI : 10.1007/978-3-540-85361-9_39

[. Bozga, V. Sfyrla, and J. Sifakis, Modeling synchronous systems in BIP, Proceedings of the seventh ACM international conference on Embedded software, EMSOFT '09, pp.77-86, 2009.
DOI : 10.1145/1629335.1629347

URL : https://hal.archives-ouvertes.fr/hal-00722479

A. [. Burns and . Welling, Real-Time Systems and Programming Languages

F. Balarin, Y. Watanabe, H. Hsieh, L. Lavagno, C. Passerone et al., Metropolis: an integrated electronic system design environment, Computer, vol.36, issue.4, pp.45-52, 2003.
DOI : 10.1109/MC.2003.1193228

O. Scott-cotton, J. Maler, S. Legriel, and . Saidi, Multi-criteria optimization for mapping programs to multi-processors, 2011 6th IEEE International Symposium on Industrial and Embedded Systems, pp.9-17, 2011.
DOI : 10.1109/SIES.2011.5953650

A. Mohamed-yassin-chkouri, M. Robert, J. Bozga, and . Sifakis, Translating aadl into bip -application to the verification of real-time systems, MoDELS Workshops, pp.5-19, 2008.

]. J. Ejl-+-03, J. W. Eker, E. A. Janneck, J. Lee, X. Liu et al., Taming heterogeneity: The Ptolemy approach, Proceedings of the IEEE, pp.127-144, 2003.

[. Erbas, A. D. Pimentel, M. Thompson, and S. Polstra, A framework for system-level modeling and simulation of embedded systems architectures, EURASIP Journal on Embedded Systems, 2007.

A. Stephen, O. Edwards, and . Tardieu, Shim: a deterministic model for heterogeneous embedded systems, EMSOFT, pp.264-272, 2005.

[. Fleury, M. Herrb, and R. Chatila, Genom: A tool for the specification and the implementation of operating modules in a distributed robot architecture, International Conference on Intelligent Robots and Systems, pp.842-848, 1997.

[. Grotker, System Design with SystemC, 2002.

]. N. Hal93 and . Halbwachs, Synchronous Programming of Reactive Systems, 1993.

P. [. Halbwachs, P. Caspi, D. Raymond, and . Pilaud, The synchronous dataflow programming language lustre, Proceedings of the IEEE, pp.1305-1320, 1991.

[. Henia, System-level performance analysis -the SymTA/S approach, IEEE Proceedings Computers and Digital Techniques, pp.148-166, 2005.

J. [. Henzinger and . Sifakis, The Embedded Systems Design Challenge, Formal Methods FM'06 Proceedings, pp.1-15
DOI : 10.1007/11813040_1

[. Haubelt, T. Schlichter, J. Keinert, and M. Meredith, SystemCoDesigner, Proceedings of the 45th annual conference on Design automation, DAC '08, pp.580-585, 2008.
DOI : 10.1145/1391469.1391616

G. Kahn, The semantics of simple language for parallel programming, IFIP Congress, pp.471-475, 1974.

[. Kienhuis, E. Deprettere, K. Vissers, P. Van, and . Wolf, An approach for quantitative analysis of application-specific dataflow architectures, Proceedings IEEE International Conference on Application-Specific Systems, Architectures and Processors, pp.338-349, 1997.
DOI : 10.1109/ASAP.1997.606839

[. Künzli, F. Poletti, L. Benini, and L. Thiele, Combining Simulation and Formal Methods for System-Level Performance Analysis, Proceedings of the Design Automation & Test in Europe Conference, pp.236-241, 2006.
DOI : 10.1109/DATE.2006.244109

A. Edward and . Lee, Finite state machines and modal models in ptolemy ii, 2009.

A. Edward, D. G. Lee, and . Messerschmitt, Synchronous data flow: Describing signal processing algorithm for parallel computation, In COMP- CON, pp.310-315, 1987.

]. P. Lsvdwd01, T. Lieverse, P. Stefanov, E. Van-der-wolf, and . Deprettere, System level design with SPADE: an M-JPEG case study, ICCAD, pp.31-38, 2001.

[. Moussa, T. Grellier, and G. Nguyen, Exploring SW Performance Using SoC Transaction-Level Modeling, Proceedings of DATE'03, pp.20120-20125, 2003.

[. Milner, A Calculus of Communicating Systems, Lecture Notes in Computer Science, vol.92, 1980.
DOI : 10.1007/3-540-10235-3

J. Mutch and D. G. Lowe, Object Class Recognition and Localization Using Sparse Features with Limited Receptive Fields, International Journal of Computer Vision, vol.5, issue.7, pp.45-57, 2008.
DOI : 10.1007/s11263-007-0118-0

[. Moy and F. Maraninchi, Laurent Maillet-contoz, and Laurent Maillet-contoz. Lussy: an open tool for the analysis of systems-on-a-chip at the transaction level. design automation for embedded systems

[. Nikolov, T. Stefanov, and E. F. Deprettere, Multi-processor system design with ESPAM, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis , CODES+ISSS '06, pp.211-216, 2006.
DOI : 10.1145/1176254.1176306

[. Nikolov, T. Stefanov, and E. F. Deprettere, Automated Integration of Dedicated Hardwired IP Cores in Heterogeneous MPSoCs Designed with ESPAM, EURASIP Journal on Embedded Systems, vol.1132, issue.1, 2008.
DOI : 10.1109/TVLSI.2006.878259

M. H. Nikolov, T. Thompson, A. Stefanov, S. Pimentel, R. Polstra et al., Daedalus, Proceedings of the 45th annual conference on Design automation, DAC '08, pp.574-579, 2008.
DOI : 10.1145/1391469.1391615

P. O. Dianne, G. W. Leary, and . Stewart, Data-flow algorithms for parallel matrix computation, Commun. ACM, vol.28, issue.8, pp.840-853, 1985.

A. D. Pimentel, L. O. Hertzberger, P. Lieverse, P. Van-der-wolf, and E. F. Deprettere, Exploring embedded-systems architectures with Artemis, Computer, vol.34, issue.11, pp.57-63, 2001.
DOI : 10.1109/2.963445

A. D. Pimentel, The Artemis workbench for system-level performance evaluation of embedded systems, International Journal of Embedded Systems, vol.3, issue.3, pp.181-196, 2008.
DOI : 10.1504/IJES.2008.020299

K. Richter and R. Ernst, Event model interfaces for heterogeneous system analysis, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition, pp.506-513, 2002.
DOI : 10.1109/DATE.2002.998348

M. Riesenhuber and T. Poggio, Hierarchical models of object recognition in cortex, 1999.

K. Richter, D. Ziegenbein, M. Jersak, and R. Ernst, Model composition for scheduling analysis in platform design, DAC, pp.287-292, 2002.

[. Sae, Architecture analysis and design language (aadl) (standard sae as5506, 2009.

M. Ramzi-ben-salah, O. Bozga, and . Maler, Compositional timing analysis, Proceedings of the seventh ACM international conference on Embedded software, EMSOFT '09, pp.39-48, 2009.
DOI : 10.1145/1629335.1629342

C. Stmicroeletronics, Platform 2012: A many-core programmable accelerator for ultra-efficient embedded computing in nanometer technology, 2010.

G. Vassiliki-sfyrla, I. Tsiligiannis, M. Safaka, J. Bozga, and . Sifakis, Compositional translation of simulink models into synchronous bip, SIES, pp.217-220, 2010.

[. Serre, L. Wolf, and T. Poggio, Object Recognition with Features Inspired by Visual Cortex, 2005 IEEE Computer Society Conference on Computer Vision and Pattern Recognition (CVPR'05), pp.994-1000, 2005.
DOI : 10.1109/CVPR.2005.254

[. Thiele, I. Bacivarov, W. Haid, and K. Huang, Mapping Applications to Tiled Multiprocessor Embedded Systems, Seventh International Conference on Application of Concurrency to System Design (ACSD 2007), pp.29-40, 2007.
DOI : 10.1109/ACSD.2007.53

[. Thiele, S. Chakraborty, and M. Naedele, Real-time calculus for scheduling hard real-time systems, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353), pp.101-104, 2002.
DOI : 10.1109/ISCAS.2000.858698

[. Twan, Model-driven design-space exploration for embedded systems: The octopus toolset, ISoLA (1), pp.90-105, 2010.