Design exploration methodology for memristor-based spiking neuromorphic architectures with the Xnet event-driven simulator, 2013 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), pp.7-12, 2013. ,
DOI : 10.1109/NanoArch.2013.6623029
Design study of efficient digital order-based STDP neuron implementations for extracting temporal features, The 2013 International Joint Conference on Neural Networks (IJCNN), pp.1-7, 2013. ,
DOI : 10.1109/IJCNN.2013.6707071
Sneak paths effects in cbram memristive devices arrays for spiking neural networks, In Nanoscale Architectures (NANOARCH) IEEE/ACM International Symposium on, pp.13-18, 2014. ,
Designing neuromorphic cicuits with memristive technologies, MemTDAC 1' (HIPEAC'14), 2014. ,
Cbram as synapses for neuromorphic engineering, NANO-Saclay Nanoelectronics 2013, 2013. ,
Ultra-high bandwidth memory with 3d-stacked emerging memory cells, Integrated Circuit Design and Technology and Tutorial ICICDT 2008. IEEE International Conference on, pp.203-2064567279, 2008. ,
Talking Nets: An Oral History Of Neural Networks, IEEE Transactions on Neural Networks, vol.9, issue.5, 2000. ,
DOI : 10.1109/TNN.1998.712193
Learning in silicon : Timing is everything, NIPS'05, pp.1-1, 2005. ,
A low power nonvolatile memory element based on copper in deposited silicon oxide, Non-Volatile Memory Technology Symposium NVMTS 2006. 7th Annual, pp.104-110, 2006. ,
Classification datasets results. URL http ,
Synaptic modifications in cultured hippocampal neurons : dependence on spike timing, synaptic strength, and postsynaptic cell type, J. Neurosci, vol.18, issue.24, pp.10464-10472, 1998. ,
Contribution à la conception d'architecture de calcul auto-adaptative intégrant des nanocomposants neuromorphiques et applications potentielles, 2012. ,
Unsupervised features extraction from asynchronous silicon retina through Spike-Timing-Dependent Plasticity, The 2011 International Joint Conference on Neural Networks, pp.859-866, 2011. ,
DOI : 10.1109/IJCNN.2011.6033311
Extraction of temporally correlated features from dynamic vision sensors with spike-timing-dependent plasticity, Neural Networks, vol.32, issue.0, pp.339-348 ,
DOI : 10.1016/j.neunet.2012.02.022
URL : https://hal.archives-ouvertes.fr/hal-00706681
Visual Pattern Extraction Using Energy-Efficient “2-PCM Synapse” Neuromorphic Architecture, IEEE Transactions on Electron Devices, vol.59, issue.8, pp.2206-2214, 2012. ,
DOI : 10.1109/TED.2012.2197951
Method for non-supervised learning in an artificial neurone network based on memristive nanodevices, and artificial neurone network implementing said method, p.420 ,
Design exploration methodology for memristor-based spiking neuromorphic architectures with the Xnet event-driven simulator, 2013 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), pp.7-12, 2013. ,
DOI : 10.1109/NanoArch.2013.6623029
Neural Networks for Pattern Recognition, 1995. ,
Point-to-point connectivity between neuromorphic chips using address events. Circuits and Systems II : Analog and Digital Signal Processing, IEEE Transactions on, vol.47, issue.5, pp.416-434, 2000. ,
Communicating Neuronal Ensembles between Neuromorphic Chips, Neuromorphic Systems Engineering, pp.229-259, 1998. ,
DOI : 10.1007/978-0-585-28001-1_11
Selection of Optimized Materials for CBRAM Based on HT-XRD and Electrical Test Results, Journal of The Electrochemical Society, vol.156, issue.9, pp.729-733, 2009. ,
DOI : 10.1149/1.3160570
Spike Timing???Dependent Plasticity: A Hebbian Learning Rule, Annual Review of Neuroscience, vol.31, issue.1, pp.25-46, 2008. ,
DOI : 10.1146/annurev.neuro.31.060407.125639
Potentiel d' action, 2014. URL http ,
Memristor-the missing circuit element. Circuit Theory, IEEE Transactions on, vol.18, issue.5, pp.507-519, 1971. ,
Deep, Big, Simple Neural Nets for Handwritten Digit Recognition, Neural Computation, vol.19, issue.12, pp.3207-3220, 2010. ,
DOI : 10.1109/ICDAR.2003.1227801
Convolutional Neural Network Committees for Handwritten Character Classification, 2011 International Conference on Document Analysis and Recognition, pp.1135-1139, 2011. ,
DOI : 10.1109/ICDAR.2011.229
Human photoreceptor topography, The Journal of Comparative Neurology, vol.26, issue.4, pp.497-523 ,
DOI : 10.1002/cne.902920402
Histograms of Oriented Gradients for Human Detection, 2005 IEEE Computer Society Conference on Computer Vision and Pattern Recognition (CVPR'05), pp.886-893, 2005. ,
DOI : 10.1109/CVPR.2005.177
URL : https://hal.archives-ouvertes.fr/inria-00548512
Description and practical uses of ibm zisc036, pp.198-211, 1999. ,
Floating-Gate MOS Synapse Transistors, Neuromorphic Systems Engineering, pp.315-337 ,
DOI : 10.1007/978-0-585-28001-1_14
URL : http://authors.library.caltech.edu/53517/1/388959.pdf
A single-transistor silicon synapse, IEEE Transactions on Electron Devices, vol.43, issue.11, pp.1972-1980, 1996. ,
DOI : 10.1109/16.543035
An Analog Memory Circuit for Spiking Silicon Neurons, Neural Computation, vol.146, issue.2, pp.419-440 ,
DOI : 10.1109/TCS.1983.1085315
A 4-Mb toggle MRAM based on a novel bit and switching method, IEEE Transactions on Magnetics, vol.41, issue.1, pp.132-136, 2004. ,
DOI : 10.1109/TMAG.2004.840847
Erase Mechanism for Copper Oxide Resistive Switching Memory Cells with Nickel Electrode, 2006 International Electron Devices Meeting, 2006. ,
DOI : 10.1109/IEDM.2006.346731
Impulses and Physiological States in Theoretical Models of Nerve Membrane, Biophysical Journal, vol.1, issue.6, pp.445-466, 1961. ,
DOI : 10.1016/S0006-3495(61)86902-6
MEMORY BEHAVIOR IN A FLOATING???GATE AVALANCHE???INJECTION MOS (FAMOS) STRUCTURE, Applied Physics Letters, vol.18, issue.8, pp.332-334, 1971. ,
DOI : 10.1063/1.1653685
Neocognitron: A self-organizing neural network model for a mechanism of pattern recognition unaffected by shift in position, Biological Cybernetics, vol.40, issue.4, pp.193-202, 1980. ,
DOI : 10.1007/BF00344251
Overview of the spinnaker system architecture. Computers, IEEE Transactions on, vol.62, issue.12, pp.2454-2467, 2013. ,
Development of the magnetic tunnel junction MRAM at IBM: From first junctions to a 16-Mb MRAM demonstrator chip, IBM Journal of Research and Development, vol.50, issue.1, pp.5-23, 2006. ,
DOI : 10.1147/rd.501.0005
Variability-tolerant Convolutional Neural Network for Pattern Recognition applications based on OxRAM synapses, 2014 IEEE International Electron Devices Meeting, 2014. ,
DOI : 10.1109/IEDM.2014.7047126
A VLSI architecture for high-performance, low-cost, on-chip learning, 1990 IJCNN International Joint Conference on Neural Networks, pp.537-544, 1990. ,
DOI : 10.1109/IJCNN.1990.137621
Finding a roadmap to achieve large neuromorphic hardware systems, Frontiers in Neuroscience, vol.7, issue.118 ,
DOI : 10.3389/fnins.2013.00118
The Organization of Behavior : A Neuropsychological Theory, 1949. ,
Weight updating floating-gate synapse, Electronics Letters, vol.50, issue.17, pp.1190-1191, 2014. ,
DOI : 10.1049/el.2014.2039
A quantitative description of membrane current and its application to conduction and excitation in nerve, The Journal of Physiology, vol.117, issue.4, pp.500-544, 1952. ,
DOI : 10.1113/jphysiol.1952.sp004764
An electrically trainable artificial neural network (ETANN) with 10240 'floating gate' synapses, International Joint Conference on Neural Networks, pp.191-196, 1989. ,
DOI : 10.1109/IJCNN.1989.118698
Endurance enhancement of elevated-confined phase change random access memory, Japanese Journal of Applied Physics, vol.51, issue.2S ,
Progress and outlook for STT-MRAM, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp.235-235, 2011. ,
DOI : 10.1109/ICCAD.2011.6105332
Receptive fields of single neurones in the cat's striate cortex, The Journal of Physiology, vol.148, issue.3, pp.574-591, 1959. ,
DOI : 10.1113/jphysiol.1959.sp006308
Cmos image sensor : Current status and future perspectives, 2012. ,
Neuromorphic bistable VLSI synapses with spike-timing-dependent plasticity, Advances in Neural Information Processing Systems, pp.1091-1098, 2002. ,
A VLSI Array of Low-Power Spiking Neurons and Bistable Synapses With Spike-Timing Dependent Plasticity, IEEE Transactions on Neural Networks, vol.17, issue.1, pp.211-221, 2006. ,
DOI : 10.1109/TNN.2005.860850
Long-lasting depression of parallel fiber-Purkinje cell transmission induced by conjunctive stimulation of parallel fibers and climbing fibers in the cerebellar cortex, Neuroscience Letters, vol.33, issue.3, pp.253-2580304, 1982. ,
DOI : 10.1016/0304-3940(82)90380-9
Quantized conductance in ag/ges 2 /w conductive-bridge memory cells. Electron Device Letters, IEEE, vol.33, issue.2, pp.257-259, 2012. ,
Conductive-bridge memory (CBRAM) with excellent high-temperature retention, 2013 IEEE International Electron Devices Meeting, pp.30-31, 2013. ,
DOI : 10.1109/IEDM.2013.6724721
Emerging memories: resistive switching mechanisms and current status, Reports on Progress in Physics, vol.75, issue.7, p.75076502, 2012. ,
DOI : 10.1088/0034-4885/75/7/076502
Nanoscale Memristor Device as Synapse in Neuromorphic Systems, Nano Letters, vol.10, issue.4, pp.1297-1301, 2010. ,
DOI : 10.1021/nl904092h
Hardware spiking neurons design: Analog or digital?, The 2012 International Joint Conference on Neural Networks (IJCNN), pp.1-5, 2012. ,
DOI : 10.1109/IJCNN.2012.6252600
Bi-layered rram with unlimited endurance and extremely uniform switching, VLSI Technology (VLSIT), 2011 Symposium on, pp.52-53, 2011. ,
Nanoscale Memory Elements Based on Solid-State Electrolytes, IEEE Transactions On Nanotechnology, vol.4, issue.3, pp.331-338, 2005. ,
DOI : 10.1109/TNANO.2005.846936
Imagenet classification with deep convolutional neural networks, Advances in Neural Information Processing Systems 25, pp.1097-1105, 2012. ,
Conductive bridging ram (cbram) : an emerging nonvolatile memory technology scalable to sub 20nm, Electron Devices Meeting , 2005. IEDM Technical Digest. IEEE International, pp.754-757, 2005. ,
Current status of the phase change memory and its future IEDM '03 Technical Digest, Electron Devices Meeting, 2003. ,
Gradient-based learning applied to document recognition, Proceedings of the IEEE, vol.86, issue.11, pp.2278-2324, 1998. ,
DOI : 10.1109/5.726791
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.138.1115
Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO2 based RRAM, 2008 IEEE International Electron Devices Meeting, pp.1-410, 2008. ,
DOI : 10.1109/IEDM.2008.4796677
A 16Gb 3b/Cell NAND Flash Memory in 56nm with 8MB/s Write Rate, 2008 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp.506-632, 2008. ,
DOI : 10.1109/ISSCC.2008.4523279/mm1
A 128x128 120 db 15 µs latency asynchronous temporal contrast vision sensor, IEEE J JSSC, vol.43, issue.2, pp.566-576, 2007. ,
A cmos implementation of fitzhugh-nagumo neuron model. Solid-State Circuits, IEEE Journal, vol.26, issue.7, pp.956-965, 1991. ,
Analog VLSI Circuits for Short-Term Dynamic Synapses, EURASIP Journal on Advances in Signal Processing, vol.2003, issue.7, p.596576, 2003. ,
DOI : 10.1155/S1110865703302094
URL : http://doi.org/10.1155/s1110865703302094
Frequency potentiation of excitatory synaptic activity in the dentate area of the hippocampal formation, Acta Physiol. Scand, vol.68, p.28, 1966. ,
The discovery of long-term potentiation, Philosophical Transactions of the Royal Society B: Biological Sciences, vol.358, issue.1432, pp.617-620, 1432. ,
DOI : 10.1098/rstb.2002.1226
Object recognition from local scale-invariant features, Proceedings of the Seventh IEEE International Conference on Computer Vision, pp.1150-1157, 1999. ,
DOI : 10.1109/ICCV.1999.790410
Networks of spiking neurons: The third generation of neural network models, Neural Networks, vol.10, issue.9, pp.1659-1671, 1997. ,
DOI : 10.1016/S0893-6080(97)00011-7
An Analog VLSI System for Stereoscopic Vision, 1994. ,
DOI : 10.1007/978-1-4615-2724-4
A spike based learning neuron in analog vlsi, Advances in Neural Information Processing Systems 9, pp.692-698, 1997. ,
The silicon retina. j-SCI-AMER, pp.76-82, 1991. ,
A history of spike-timing-dependent plasticity, Frontiers in Synaptic Neuroscience, vol.3, issue.4 ,
DOI : 10.3389/fnsyn.2011.00004
A 3bit/cell 32Gb NAND flash memory at 34nm with 6MB/s program throughput and with dynamic 2b/cell blocks configuration mode for a program throughput increase up to 13MB/s, 2010 IEEE International Solid-State Circuits Conference, (ISSCC), pp.444-445, 2010. ,
DOI : 10.1109/ISSCC.2010.5433949
Unsupervised learning of visual features through spike timing dependent plasticity, PLoS Comput Biol, vol.3, issue.2 ,
URL : https://hal.archives-ouvertes.fr/hal-00135582
Lneuro 1.0: a piece of hardware LEGO for building neural network systems, IEEE Transactions on Neural Networks, vol.3, issue.3, pp.414-422, 1992. ,
DOI : 10.1109/72.129414
A logical calculus of the ideas immanent in nervous activity, Bulletin of Mathematical Biology, vol.5, issue.4, pp.115-133, 1943. ,
Adaptive Retina, Analog VLSI Implementation of Neural Systems, pp.239-246, 1989. ,
DOI : 10.1007/978-1-4613-1639-8_10
A silicon model of early visual processing, Neural Networks, vol.1, issue.1, pp.91-970893, 1988. ,
DOI : 10.1016/0893-6080(88)90024-X
A million spiking-neuron integrated circuit with a scalable communication network and interface, Science, vol.345, issue.6197, pp.345668-673, 2014. ,
DOI : 10.1126/science.1254642
An Active Pulse Transmission Line Simulating Nerve Axon, Proceedings of the IRE, vol.50, issue.10, pp.2061-2070, 1962. ,
DOI : 10.1109/JRPROC.1962.288235
Conditioned reflexes: An investigation of the physiological activity of the cerebral cortex, Annals of neurosciences, vol.17, issue.3, 1927. ,
DOI : 10.5214/ans.0972-7531.1017309
Is a 4-Bit Synaptic Weight Resolution Enough? ??? Constraints on Enabling Spike-Timing Dependent Plasticity in Neuromorphic Hardware, Frontiers in Neuroscience, vol.6, issue.90 ,
DOI : 10.3389/fnins.2012.00090
Electronic Switching in Phase-Change Memories, IEEE Transactions on Electron Devices, vol.51, issue.3, pp.452-459, 2004. ,
DOI : 10.1109/TED.2003.823243
Efficient learning of sparse representations with an energy-based model, Advances in Neural Information Processing Systems (NIPS 2006, 2006. ,
Neuroscience, Scholarpedia, vol.4, issue.8, 2005. ,
DOI : 10.4249/scholarpedia.7204
Simulation of a memristor-based spiking neural network immune to device variations, The 2011 International Joint Conference on Neural Networks, pp.1775-1781, 2011. ,
DOI : 10.1109/IJCNN.2011.6033439
Immunity to Device Variations in a Spiking Neural Network With Memristive Nanodevices, IEEE Transactions on Nanotechnology, vol.12, issue.3, pp.288-295, 2013. ,
DOI : 10.1109/TNANO.2013.2250995
Enhanced nanoscale resistive switching memory characteristics and switching mechanism using high-Ge-content Ge0.5Se0.5 solid electrolyte, Nanoscale Research Letters, vol.7, issue.1, p.614, 2012. ,
DOI : 10.1063/1.2959065
URL : http://doi.org/10.1186/1556-276x-7-614
Phase-change random access memory: A scalable technology, IBM Journal of Research and Development, vol.52, issue.4.5, pp.465-479, 2008. ,
DOI : 10.1147/rd.524.0465
Compact model of a CBRAM cell in Verilog-A, 2012 12th Annual Non-Volatile Memory Technology Symposium Proceedings, pp.94-97, 2013. ,
DOI : 10.1109/NVMTS.2013.6632872
Hierarchical models of object recognition in cortex, Nature Neuroscience, vol.2, pp.1019-1025, 1999. ,
Optimum transistor sizing of mtncl threshold gates for various design constraints, 2010. ,
Neurocomputing : Foundations of research. chapter The Perception : A Probabilistic Model for Information Storage and Organization in the Brain, pp.89-114, 1988. ,
A nonvolatile programmable solid electrolyte nanometer switch Digest of Technical Papers. ISSCC, Solid-State Circuits Conference, pp.290-529, 2004. ,
The Developing Brain, Scientific American, vol.267, issue.3, pp.60-67, 1992. ,
DOI : 10.1038/scientificamerican0992-60
A waferscale neuromorphic hardware system for large-scale neural modeling, Circuits and Systems (ISCAS Proceedings of 2010 IEEE International Symposium on, pp.1947-1950, 2010. ,
Bipolar and Unipolar Resistive Switching in Cu-Doped <formula formulatype="inline"><tex>$ \hbox{SiO}_{2}$</tex></formula>, IEEE Transactions on Electron Devices, vol.54, issue.10, pp.2762-2768, 2007. ,
DOI : 10.1109/TED.2007.904402
Multi-column deep neural networks for image classification, Proceedings of the 2012 IEEE Conference on Computer Vision and Pattern Recognition (CVPR), CVPR '12, pp.3642-3649 ,
Reproducible resistance switching in polycrystalline NiO films, Applied Physics Letters, vol.85, issue.23, pp.5655-5657, 2004. ,
DOI : 10.1063/1.1831560
CAVIAR: A 45k Neuron, 5M Synapse, 12G Connects/s AER Hardware Sensory–Processing– Learning–Actuating System for High-Speed Visual Object Recognition and Tracking, IEEE Transactions on Neural Networks, vol.20, issue.9, pp.1417-143810, 1109. ,
DOI : 10.1109/TNN.2009.2023653
Realistic modeling of simple and complex cell tuning in the hmax model, and implications for invariant object recognition in cortex, 2004. ,
A quantitative theory of immediate visual recognition, PROG BRAIN RES, pp.33-56, 2007. ,
DOI : 10.1016/S0079-6123(06)65004-8
Best practices for convolutional neural networks applied to visual document analysis, Seventh International Conference on Document Analysis and Recognition, 2003. Proceedings., 2003. ,
DOI : 10.1109/ICDAR.2003.1227801
Discrete Neural Computation : A Theoretical Foundation. Prentice-Hall information and system sciences series, 1995. ,
Designing asynchronous circuits using null convention logic (ncl) Synthesis Lectures on Digital Circuits and Systems, pp.1-96, 2009. ,
Competitive hebbian learning through spike-timing-dependent synaptic plasticity, 2000. ,
Annual report 2012, special feature ii, 2012. ,
A floating-gate-based programmable cmos reference. Circuits and Systems I : Regular Papers, IEEE Transactions on, vol.55, issue.11, pp.3448-3456, 2008. ,
DOI : 10.1109/tcsi.2008.925351
The missing memristor found, Nature, issue.7191, pp.45380-83, 2008. ,
Phase change memory as synapse for ultra-dense neuromorphic systems: Application to complex visual pattern extraction, 2011 International Electron Devices Meeting, pp.4-4, 2011. ,
DOI : 10.1109/IEDM.2011.6131488
URL : https://hal.archives-ouvertes.fr/hal-00799997
Impact of PCM resistance-drift in neuromorphic systems and drift-mitigation strategy, 2013 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), pp.140-145, 2013. ,
DOI : 10.1109/NanoArch.2013.6623059
URL : https://hal.archives-ouvertes.fr/hal-00877744
Bio-Inspired Stochastic Computing Using Binary CBRAM Synapses, IEEE Transactions on Electron Devices, vol.60, issue.7, pp.2402-2409, 2013. ,
DOI : 10.1109/TED.2013.2263000
URL : https://hal.archives-ouvertes.fr/hal-00871918
Progress and outlook for MRAM technology, IEEE Transactions on Magnetics, vol.35, issue.5, pp.2814-2819, 1999. ,
DOI : 10.1109/20.800991
Spike arrival times : A highly efficient coding scheme for neural networks. Parallel processing in neural systems, pp.91-94, 1990. ,
Speed of processing in the human visual system, Nature, vol.381, issue.6582, p.520, 1996. ,
DOI : 10.1038/381520a0
NEUROSCIENCE: Seeking Categories in the Brain, Science, vol.291, issue.5502, pp.260-263, 2001. ,
DOI : 10.1126/science.1058249
Spike- Net : real-time visual processing with one spike per neuron, Neurocomputing, issue.0, pp.58-60857, 2004. ,
DOI : 10.1016/j.neucom.2004.01.138
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.134.882
Generalization in vision and motor control, Nature, vol.46, issue.7010, 2004. ,
DOI : 10.1162/089976602760805313
Bipolar resistive switching in polycrystalline TiO2 films, Applied Physics Letters, vol.90, issue.11, p.113501, 2007. ,
DOI : 10.1063/1.2712777
Organization of visual areas in macaque and human cerebral cortex, The Visual Neurosciences, pp.507-521, 2003. ,
Implementation of the exponential function in a floatingpoint unit Journal of VLSI signal processing systems for signal, image and video technology, pp.125-1451021102104078, 2003. ,
Regularization of neural networks using dropconnect, Proceedings of the 30th International Conference on Machine Learning (ICML-13), pp.1058-1066, 2013. ,
Visual Field Maps in Human Cortex, Neuron, vol.56, issue.2, pp.366-383, 2007. ,
DOI : 10.1016/j.neuron.2007.10.012
Nanoionics-based resistive switching memories, Nature materials, vol.6, issue.11, pp.833-840, 2007. ,
DOI : 10.1142/9789814287005_0016
Phase Change Memory, Proceedings of the IEEE, pp.2201-2227, 2010. ,
DOI : 10.1109/JPROC.2010.2070050
Metal–Oxide RRAM, Proceedings of the IEEE, vol.100, issue.6, pp.1951-1970, 2012. ,
DOI : 10.1109/JPROC.2012.2190369
Phase Change Memory, Proceedings of the IEEE, pp.2201-2227, 2010. ,
DOI : 10.1109/JPROC.2010.2070050
Observation of conducting filament growth in nanoscale resistive memories, Nature Communications, vol.56, p.732, 2012. ,
DOI : 10.1038/ncomms1737
Design, fabrication and evaluation of a 5-inch wafer scale neural network LSI composed on 576 digital neurons, 1990 IJCNN International Joint Conference on Neural Networks, pp.527-535, 1990. ,
DOI : 10.1109/IJCNN.1990.137618
Modeling the switching dynamics of programmablemetallization-cell (pmc) memory and its application as synapse device for a neuromorphic computation system, Electron Devices Meeting (IEDM), 2010. ,
Compact modeling of conducting-bridge random-access memory (cbram) Electron Devices, IEEE Transactions on, vol.58, issue.5, pp.1352-1360, 2011. ,