Conception des réseaux sur puce reconfigurables dynamiquement

Rachid Dafali 1
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance
Abstract : This work addresses the issue of communications between processing or storage units within reconfigurable system on chip. Our approach relies on the implementation of reconfiguration mechanisms in Network On Chips (NoC) in order to solve the increasing problem of traffic variability in future RSoC. Thus, the objective is to provide the NoC with self-adaptitvity properties so that it can adapt at run-time to real and variable communication requirements of processing and storage units. This thesis proposes two original and efficient mechanisms of reconfiguration. The first one relies on the concept of dynamically reconfigurable memory buffers that allow for the runtime adaptation of FIFO depths in Network Interfaces according to communication needs. The second one is complementary and controls the TDMA table which is dynamically reconfigurable, it can adapt the number of time slots allocated to different communications according to real bandwidth needs while preserving guaranteed traffic property. This work also consists in developing a new CAD environment, μSpider II, to automize the design flow. This framework is composed of various associated tools that perform exploration, optimization and VHDL code generation, it also provides material for test and performances evaluation. Both approaches have been validated with experiments and implementations on FPGA with different versions of the μSpider II NoC with multiprocessor architectures.
Document type :
Complete list of metadatas

Cited literature [39 references]  Display  Hide  Download
Contributor : Marc Sevaux <>
Submitted on : Wednesday, December 17, 2014 - 2:31:05 PM
Last modification on : Wednesday, December 18, 2019 - 5:04:21 PM
Long-term archiving on: Monday, March 23, 2015 - 3:15:53 PM


  • HAL Id : tel-01096405, version 1


Rachid Dafali. Conception des réseaux sur puce reconfigurables dynamiquement. Recherche opérationnelle [cs.RO]. Université Européenne de Bretagne; Université de Bretagne-Sud, 2011. Français. ⟨tel-01096405⟩



Record views


Files downloads