J. Standard and J. , Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM), " The JEDEC Solid State Technology Association, 2008.

J. Standard and J. , Electrostatic Discharge (ESD) Sensitivity Testing Machine Model (MM), " The JEDEC Solid State Technology Association, 2010.

P. Besse, K. Abouda, and C. Abouda, Identifying electrical mechanisms responsible for functional failures during harsh external ESD and EMC aggression, Microelectronics Reliability, vol.51, issue.9-11, pp.1597-1601, 2011.
DOI : 10.1016/j.microrel.2011.07.077

P. Besse, ESD/EMC in an automotive environment, Proceedings of International ESD Workshop (IEW), 2010.

N. Lacrampe, Méthodologie de modélisation et de caractérisation de l'immunité des cartes électroniques vis à vis des décharges électrostatiques (ESD), 2008.

J. Vinson and J. Liou, Electrostatic discharge in semiconductor devices: an overview, Proceedings of the IEEE, pp.399-420, 1998.
DOI : 10.1109/5.659493

W. D. Greason, Generalized model of electrostatic discharge (ESD) for bodies in approach: analyses of multiple discharges and speed of approach, Journal of Electrostatics, vol.54, issue.1, pp.23-37, 2002.
DOI : 10.1016/S0304-3886(01)00147-4

O. Semenov, H. Sarbishaei, and M. Sachdev, ESD protection device and circuit design for advanced CMOS technologies, 2008.
DOI : 10.1007/978-1-4020-8301-3

A. Amarasekera and C. Duvvury, ESD in Silicon Integrated Circuits, 2002.
DOI : 10.1002/0470846054

T. Hammi, Étude de méthodes de mesures et réalisation d'un banc de test pour l'évaluation des propriétés électrostatiques des textiles, 2005.

P. Wilson, M. Ma, and A. Ondrejka, Fields radiated by electrostatic discharges, Electromagnetic Compatibility, 1988. Symposium Record., IEEE 1988 International Symposium on, pp.179-183, 1988.

M. Honda and Y. Ogura, Electrostatic spark discharges three factors are critical, Electrical Overstress-Electrostatic Discharge Symposium Proceedings, 1985 : EOS-7. ESD Association, p.149, 1986.

J. Huang, Q. Deng, F. Liu, Z. Chen, and P. Liu, Electromagnetic field generated by transient electrostatic discharges (ESD) from person charged with low electrostatic voltage, Electrical Overstress/Electrostatic Discharge Symposium, 2001.

S. Voldman, ESD : physics and devices, 2004.
DOI : 10.1002/0470013508

W. Stadler, S. Bargstadt-franke, T. Brodbeck, R. Gaertner, M. Goroll et al., From the ESD robustness of products to the system ESD robustness, 2004 Electrical Overstress/Electrostatic Discharge Symposium, pp.1-8, 2004.
DOI : 10.1109/EOSESD.2004.5272634

W. Stadler, T. Brodbeck, R. Gaertner, and H. Gossner, Do ESD fails in systems correlate with IC ESD robustness ? Microelectronics Reliability, pp.1079-1085

J. Rivenc, J. Vazquez-garcia, P. Matossian, B. Banani, and A. Agneray, An overview of the technical policy developed by renault to manage ESD risks in airbags, Conference Record of the 2004 IEEE Industry Applications Conference, 2004. 39th IAS Annual Meeting., pp.1294-1301, 2004.
DOI : 10.1109/IAS.2004.1348580

A. Esd-association-standard and . Esd-s20, Protection of Electrical and Electronic Parts, Assemblies and Equipment, Electrostatic Discharge Association, pp.20-2007, 2007.

T. Numaguchi, Actual static control market situation and how to choose suitable ESD flooring systems for ESD control working areas, Electrical Overstress/ Electrostatic Discharge Symposium, pp.1-8, 2010.

J. Standard and J. , Field-Induced Charged-Device Model Test Method for Electrostatic Discharge Withstand Thresholds of Microelectronic Components The JEDEC Solid State Technology Association, 2009.

A. Olney, B. Gifford, J. Guravage, and A. Righter, Real-world charged board model (CBM) failures, Electrical Overstress/Electrostatic Discharge Symposium, 2003.
DOI : 10.1016/j.microrel.2004.05.016

T. Reinvuo, T. Tarvainen, and T. Viheriakoski, Simulation and physics of charged board model for ESD, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD), pp.5-8, 2007.
DOI : 10.1109/EOSESD.2007.4401769

A. Olney, B. Gifford, J. Guravage, and A. Righter, Real-world printed circuit board ESD failures, Microelectronics Reliability, vol.45, issue.2, pp.287-295, 2005.
DOI : 10.1016/j.microrel.2004.05.016

R. Grisel, L. Coyitangiye, A. Doukkali, F. Barbier, P. Descamps et al., An equivalent circuit model for simulation of the ggNMOS transient triggering under ESD operating conditions, 2009 35th Annual Conference of IEEE Industrial Electronics, pp.1817-1822, 2009.
DOI : 10.1109/IECON.2009.5414835

M. Hargrove, S. Voldman, R. Gauthier, J. Brown, K. Duncan et al., Latchup in CMOS technology, 1998 IEEE International Reliability Physics Symposium Proceedings 36th Annual (Cat No 98CH36173) RELPHY-98, pp.269-278, 1998.
DOI : 10.1109/RELPHY.1998.670561

A. Amerasekera and C. Duvvury, The impact of technology scaling on ESD robustness and protection circuit design, IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part A, vol.18, issue.2, pp.314-320, 1995.
DOI : 10.1109/95.390309

G. Meneghesso, S. Santirosi, E. Novarini, C. Contiero, and E. Zanoni, ESD robustness of smart-power protection structures evaluated by means of HBM and TLP tests, 2000 IEEE International Reliability Physics Symposium Proceedings. 38th Annual (Cat. No.00CH37059), pp.270-275, 2000.
DOI : 10.1109/RELPHY.2000.843926

D. Lin, ESD sensitivity and VLSI technology trends: thermal breakdown and dielectric breakdown, Journal of Electrostatics, vol.33, issue.3, pp.251-271, 1994.
DOI : 10.1016/0304-3886(94)90034-5

J. Bernier, G. Croft, and W. Young, A process independent ESD design methodology, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349), pp.218-221, 1999.
DOI : 10.1109/ISCAS.1999.777842

M. Ker and W. Lo, Design on the low-leakage diode string for using in the powerrail ESD clamp circuits in a 0.35um silicide CMOS process Solid-State Circuits, IEEE Journal, vol.35, issue.4, pp.601-611, 2000.

D. Trémouilles, Optimisation et modélisation de protection intégrées contre les décharges électrostatique, par l'analyse de la physique mise en jeu, Ph.D. dissertation, Institut National des Sciences Appliquées de, 2004.

G. Bertrand, Conception et modélisation électrique de structures de protection contre les décharges électrostatiques en technologies bicmos et cmos analogique, Ph.D. dissertation, Institut National des Sciences Appliquées de, 2001.

C. Richier, N. Maene, G. Mabboux, and R. Bellens, Study of the ESD behavior of different clamp configurations in a 0.35ÎOEm cmos technology, Electrical Overstress/Electrostatic Discharge Symposium,1997. Proceedings, pp.240-245, 1997.

M. Ker and T. Chen, Design on the turn-on efficient power-rail ESD clamp circuit with stacked polysilicon diodes, Circuits and Systems The 2001 IEEE International Symposium on, pp.758-761, 2001.

W. Yuan, J. Song, C. Zhongjian, Z. Ganggang, and J. Lijiu, A design model of gate-coupling NMOS ESD protection circuit, Solid-State and Integrated Circuits Technology Proceedings. 7th International Conference on, pp.856-859, 2004.

M. Ker and C. Yen, Investigation and design of On-Chip Power-Rail ESD clamp circuits without suffering Latchup-Like failure during System-Level ESD test Solid- State Circuits, IEEE Journal, vol.43, issue.11, pp.2533-2545, 2008.

L. Avery, Using scr's as transient protection structures in integrated circuits, 1983.

A. Chatterjee and T. Polgreen, A low-voltage triggering SCR for on-chip ESD protection at output and input pads, IEEE Electron Device Letters, vol.12, issue.1, pp.21-22, 1991.
DOI : 10.1109/55.75685

O. Semenov, H. Sarbishaei, and M. Sachdev, Analysis and Design of LVTSCR-based EOS/ESD Protection Circuits for Burn-in Environment, Sixth International Symposium on Quality of Electronic Design (ISQED'05), pp.427-432, 2005.
DOI : 10.1109/ISQED.2005.17

J. Huang and G. Wang, ESD protection design for advanced CMOS, pp.123-131, 2001.

R. Merrill and E. Issaq, Esd design methodology, the Electrical Overstress/Electrostatic Discharge Symposium, pp.233-237, 1993.

M. Stockinger and J. Miller, Advanced ESD rail clamp network design for high voltage CMOS applications, 2004 Electrical Overstress/Electrostatic Discharge Symposium, pp.1-9, 2004.
DOI : 10.1109/EOSESD.2004.5272599

M. Stockinger, J. W. Miller, M. G. Khazhinsky, C. A. Torres, J. C. Weldon et al., Advanced rail clamp networks for ESD protection, Microelectronics Reliability, vol.45, issue.2, pp.211-222, 2005.
DOI : 10.1016/j.microrel.2004.05.009

M. Stockinger, J. Miller, M. Khazhinsky, C. Torres, J. Weldon et al., Boosted and distributed rail clamp networks for ESD protection in advanced CMOS technologies, Electrical Overstress/Electrostatic Discharge Symposium, pp.1-10, 2003.

T. Maloney and N. Khurana, Transmission line pulsing techniques for circuit modeling of esd phenomena, Electrical Overstress-Electrostatic Discharge Symposium Proceedings, pp.7-49, 1985.

H. Gieser and M. Haunschild, Very-fast transmission line pulsing of integrated structures and the charged device model, Electrical Overstress/Electrostatic Discharge Symposium, pp.85-94, 1996.

E. Grund and R. Gauthier, VF-TLP systems using TDT and TDRT for kelvin wafer measurements and package level testing, 2004 Electrical Overstress/Electrostatic Discharge Symposium, pp.1-8, 2004.
DOI : 10.1109/EOSESD.2004.5272811

T. Sentaurus, ATLAS, ATHENA Manuel d'utilisateur, 2007.

J. Bourgeat, C. Entringer, P. Galy, F. Jezequel, and M. Bafleur, TCAD study of the impact of trigger element and topology on silicon controlled rectifier turn-on behavior, Electrical Overstress/ Electrostatic Discharge Symposium, pp.1-10, 2010.

H. Hyatt, ESD : standards, threats and system hardness fallacies, Electrical Overstress/Electrostatic Discharge Symposium EOS, pp.178-185, 2002.

W. Stadler, T. Brodbeck, J. Niemesheim, R. Gaertner, and K. Muhonen, Characterization and simulation of real-world cable discharge events, EOS/ESD Symposium, pp.1-8, 2009.

K. Muhonen, N. Peachey, and A. Testin, Human metal model (HMM) testing, challenges to using ESD guns, EOS/ESD Symposium, pp.1-9, 2009.

Y. Cao, D. Johnsson, B. Arndt, and M. Stecher, A TLP-based Human Metal Model ESD-generator for device qualification according to IEC 61000-4-2, 2010 Asia-Pacific International Symposium on Electromagnetic Compatibility, pp.471-474, 2010.
DOI : 10.1109/APEMC.2010.5475621

E. Association, Draft standard ESD DSP5.6-2009 Human Metal Model (HMM), component level of ESD Association Working Group WG 5, 2009.

R. Jiang, T. Tseng, C. Chen, and C. Chuang, Design of on-chip Transient Voltage Suppressor in a silicon-based transceiver IC to meet IEC system-level ESD specification, 2011 IEEE International Conference on IC Design & Technology, pp.1-4, 2011.
DOI : 10.1109/ICICDT.2011.5783236

S. Marum, C. Duvvury, J. Park, A. Chadwick, and A. Jahanzeb, Protecting circuits from the transient voltage suppressor's residual pulse during IEC 61000-4-2 stress, EOS/ESD Symposium, pp.1-10, 2009.

J. Hamon, Méthodes et outils de la conception amont pour les systèmes et les microsystèmes, Ph.D. dissertation, Institut National Polytechnique (INP) de Toulouse, 2005.

7. Texas, Documentation technique constructeur

R. Cuny, SPICE and IBIS modeling kits the basis for signal integrity analyses, Proceedings of Symposium on Electromagnetic Compatibility, pp.204-208, 1996.
DOI : 10.1109/ISEMC.1996.561229

S. Hall, H. Heck, and I. Books24x7, Advanced signal integrity for high-speed digital designs, 2009.
DOI : 10.1002/9780470423899

H. Shen, Z. Wang, and W. Zheng, PCB level SI simulation based on IBIS model for high-speed FPGA system, 2009 9th International Conference on Electronic Measurement & Instruments, 2009.
DOI : 10.1109/ICEMI.2009.5274692

O. Semenov and S. Somov, ESD protection design for I/O libraries in advanced CMOS technologies, Solid-State Electronics, vol.52, issue.8, pp.1127-1139, 2008.
DOI : 10.1016/j.sse.2008.05.008

S. Voldman, The state of the art of electrostatic discharge protection : physics, technology, circuits, design, simulation, and scaling Solid-State Circuits, IEEE Journal, vol.34, issue.9, pp.1272-1282, 1999.

H. Gummel and H. Poon, An Integral Charge Control Model of Bipolar Transistors, Bell System Technical Journal, vol.49, issue.5, pp.827-852, 1970.
DOI : 10.1002/j.1538-7305.1970.tb01803.x

S. Miller, Ionization rates for holes ans electrons in silicon, pp.1246-1249, 1957.

E. Christen, K. Bakalar, A. Dewey, and E. Moser, Analog and mixed-signal modeling using the vhdl-ams language, 36th Design Automation Conference, 1999.

P. Ashenden, The designer's guide to VHDL, 2008.

H. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, 1990.

J. Quinet and A. Petitclerc, Théorie et pratique des circuits de l'électronique et des amplicateurs, Dunod, vol.2, 1968.

M. Fletcher, A. Abel, P. Wahid, and M. Belkerdid, Modeling of crosstalk in coupled microstrip lines, Conference Proceedings '88., IEEE Southeastcon, pp.506-510
DOI : 10.1109/SECON.1988.194904

Y. Sohn, J. Lee, H. Park, and S. Cho, Empirical equations on electrical parameters of coupled microstrip lines for crosstalk estimation in printed circuit board Advanced Packaging, IEEE Transactions on, vol.24, issue.4, pp.521-527, 2002.

K. Wang, D. Pommerenke, and R. Chundru, Numerical modeling of esdsimulators, Electromagnetic Compatibility, pp.93-98, 2002.

K. Wang, D. Pommerenke, R. Chundru, T. Van-doren, J. Drewniak et al., Numerical modeling of electrostatic discharge generators, IEEE Transactions on Electromagnetic Compatibility, vol.45, issue.2, pp.258-271, 2003.
DOI : 10.1109/TEMC.2003.810817

D. Pommerenke and M. Aidam, To what extent do contact-mode and indirect ESD test methods reproduce reality?, Electrical Overstress/Electrostatic Discharge Symposium Proceedings, pp.101-109, 1995.
DOI : 10.1109/EOSESD.1995.478274

K. M. Chui, Simulation and Measurment of ESD Test for Electronics Devices, 2003.

S. Caniggia and F. Maradei, Circuit and Numerical Modeling of Electrostatic Discharge Generators, IEEE Transactions on Industry Applications, vol.42, issue.6, pp.1350-1357, 2006.
DOI : 10.1109/TIA.2006.882686

H. Tanaka, O. Fujiwara, and Y. Yamanaka, A circuit approach to simulate discharge current injected in contact with an ESD-gun, 2002 3rd International Symposium on Electromagnetic Compatibility, 2002.
DOI : 10.1109/ELMAGC.2002.1177476

D. Liu, A. Nandy, D. Pommerenke, S. J. Kwon, and K. H. Kim, Full wave model for simulating a Noiseken ESD generator, 2009 IEEE International Symposium on Electromagnetic Compatibility, 2009.
DOI : 10.1109/ISEMC.2009.5284625

]. T. Scientific, Celestron TLP/VF-TLP test system

N. Mauran, M. , C. N. , and L. Cnrs, Conception et réalisation d'un banc de caractérisation sous pointes pour mesures impulsionnelles haute énergie

S. Charruau, Electromagnétisme et interconnexions :(outils théoriques avancés pour simulations informatiques), Sciences en actes, 1997.

J. Pérez, R. Carles, and R. Fleckinger, Electromagnétisme, fondements et applications : avec 300 exercices et problèmes résolus, 1996.

R. Clayton, Introduction to electromagnetic compatibility, pp.633-665, 1992.

D. Dascher, Measuring parasitic capacitance and inductance using tdr, Hewlett Packard Journal, vol.47, pp.83-96, 1996.

J. Cooley and J. Tukey, An algorithm for the machine calculation of complex Fourier series, Mathematics of Computation, vol.19, issue.90, pp.297-301, 1965.
DOI : 10.1090/S0025-5718-1965-0178586-1

K. Gonschorek and R. Vick, Electromagnetic compatibility for device design and system integration, 2009.
DOI : 10.1007/978-3-642-03290-5

J. Mills, Electro-magnetic interference reduction in electronic systems, 1993.

S. Demarty, Contribution à l'étude électromagnétique théorique et expérimentale des cartes de circuit imprimé, 2006.

J. Aime, J. Roudet, E. Clavel, O. Aouine, C. Labarre et al., Prediction and measurement of The magnetic near field of a static converter, 2007 IEEE International Symposium on Industrial Electronics, pp.2550-2555, 2007.
DOI : 10.1109/ISIE.2007.4375009
URL : https://hal.archives-ouvertes.fr/hal-00289357

O. Aouine, C. Labarre, and F. Costa, Measurement and Modeling of the Magnetic Near Field Radiated by a Buck Chopper, IEEE Transactions on Electromagnetic Compatibility, vol.50, issue.2, pp.445-449, 2008.
DOI : 10.1109/TEMC.2008.922794

S. Fukui, T. Naoi, and N. Toyama, Esd current measurement using the near magnetic field, SAE transactions, vol.113, issue.7, pp.250-256, 2004.

W. Huang, D. Liu, J. Xiao, D. Pommerenke, J. Min et al., Probe characterization and data process for current reconstruction by near field scanning method, 2010 Asia-Pacific International Symposium on Electromagnetic Compatibility, 2010.
DOI : 10.1109/APEMC.2010.5475504

A. Caristi, IEEE-488, general purpose instrumentation bus manual, 1990.

P. Language, Python Programming Language, Official Website, 2011.

N. Lacrampe, A. Boyer, and F. Caignet, Investigation of effects of an ESD pulse injected by a near-field probe into an oscillator block of a 16-bit microcontroller, 6th International Workshop on Electromagnetic Compatibility of Integrated Circuits Torino (Italie), 2007.

S. Baffreau, Susceptibilité des micro-contrôleurs aux agressions électromagnétiques, Institut National des Sciences Appliquées de Toulouse INSA, 2003.

K. Wang, D. Pommerenke, J. M. Zhang, and R. Chundru, The PCB level ESD immunity study by using 3 dimension ESD scan system, 2004 International Symposium on Electromagnetic Compatibility (IEEE Cat. No.04CH37559), pp.343-348, 2004.
DOI : 10.1109/ISEMC.2004.1349812

E. Grund, K. Muhonen, and N. Peachey, Delivering iec 61000-4-2 current pulses through transmission lines at 100 and 330 ohm system impedances, Electrical Overstress/Electrostatic Discharge Symposium, pp.132-141, 2008.

A. Delmas, D. Trémouilles, N. Nolhier, M. Bafleur, N. Mauran et al., Accurate transient behavior measurement of high-voltage esd protections based on a very fast transmission-line pulse system, EOS/ESD Symposium, pp.1-8, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00445676

D. Tremouilles, S. Thijs, P. Roussel, M. Natarajan, V. Vassilev et al., Transient voltage overshoot in tlp testing-real or artifact ? Microelectronics reliability, pp.1016-1024, 2007.

S. Giraldo, C. Salamero, and F. Caignet, Impact of the power supply on the ESD system level robustness, Electrical Overstress/ Electrostatic Discharge Symposium, pp.1-8, 2010.

J. Lee, J. Shih, H. Kuan, and K. Wu, The influence of decoupling capacitor on the discharge behavior of fully silcided power-clamped device under HBM ESD event, Physical and Failure Analysis of Integrated Circuits (IPFA) 17th IEEE International Symposium on the, pp.1-5, 2010.

J. Charras, Kicad : GPL PCB Suite

N. Lacrampe, A. Alaeldine, F. Caignet, and R. Perdriau, Investigation on ESD Transient Immunity of Integrated Circuits, 2007 IEEE International Symposium on Electromagnetic Compatibility, pp.1-5, 2007.
DOI : 10.1109/ISEMC.2007.162

F. Lafon, Développement de techniques et de méthodologies pour la prise en compte des contraintes cem dans la conception d'équipements du domaine automobile. etude de l'immunité, du composant à l'équipement, Ph.D. dissertation, Institut National des Sciences Appliquées (INSA) de Rennes, 2011.

D. Wunsch and R. Bell, Determination of Threshold Failure Levels of Semiconductor Diodes and Transistors Due to Pulse Voltages, IEEE Transactions on Nuclear Science, vol.15, issue.6, pp.244-259, 1968.
DOI : 10.1109/TNS.1968.4325054

P. Besse, J. Laine, A. Salles, and M. Baird, Correlation between system level and TLP tests applied to stand-alone ESD protections and commercial products, Electrical Overstress/ Electrostatic Discharge Symposium, pp.1-6, 2010.

R. Xiaofen, Z. Xijun, W. Zhancheng, and W. Shuping, Study on two types of commercial ESD simulators, Asia-Pacific Conference on Environmental Electromagnetics, 2003. CEEM 2003. Proceedings., 2003.
DOI : 10.1109/CEEM.2003.237921

R. Chundru, D. Pommerenke, K. Wang, T. Van-doren, F. Centola et al., Characterization of Human MetalESDReference Discharge Event and CorrelationofGenerator Parameters to Failure Levels???Part I: Reference Event, IEEE Transactions on Electromagnetic Compatibility, vol.46, issue.4, pp.498-504, 2004.
DOI : 10.1109/TEMC.2004.837700

K. Wang, D. Pommerenke, R. Chundru, T. Van-doren, F. Centola et al., Characterization of Human Metal ESD Reference Discharge Event and Correlation of Generator Parameters to Failure Levels???Part II: Correlation of Generator Parameters to Failure Levels, IEEE Transactions on Electromagnetic Compatibility, vol.46, issue.4, pp.505-511, 2004.
DOI : 10.1109/TEMC.2004.837688

K. Wang, D. Pommerenke, R. Chundru, J. Huang, K. Xiao et al., Impact of ESD generator parameters on failure level in fast CMOS system, Electromagnetic Compatibility IEEE International Symposium on, pp.52-57, 2003.

M. Honda, Measurement of ESD-gun radiated fields, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD), pp.5-9, 2007.
DOI : 10.1109/EOSESD.2007.4401770

J. Koo, Q. Cai, D. Pommerenke, K. Wang, J. Mass et al., The repeatability of system level ESD test and relevant ESD generator parameters, Electromagnetic Compatibility, pp.1-6, 2008.

D. Johnsson, M. Mayerhofer, J. Willemen, U. Glaser, D. Pogany et al., Avalanche Breakdown Delay in High-Voltage p-n Junctions Caused by Pre-Pulse Voltage From IEC 61000-4-2 ESD Generators, IEEE Transactions on Device and Materials Reliability, vol.9, issue.3, pp.412-418, 2009.
DOI : 10.1109/TDMR.2009.2023513

R. Ashton, B. Weir, G. Weiss, and T. Meuse, Voltages before and after HBM stress and their effect on dynamically triggered power supply clamps, 2004 Electrical Overstress/Electrostatic Discharge Symposium, pp.1-7, 2004.
DOI : 10.1109/EOSESD.2004.5272616

J. Barth, R. Ashton, E. Worley, and J. Richner, Voltages before and after current in HBM testers and real HBM, Electrical Overstress/Electrostatic Discharge Liste des publications Revues : ? "An Accelerated Stress Test Method for Electrostatically Driven MEMS Devices

. Avec-acte, Building-up of system level ESD modeling : Impact of a decoupling capacitance on ESD Propagation " N. Monnereau ; F. Caignet ; D. Trémouilles ; Electrical Overstress, Electrostatic Discharge Symposium (EOS/ESD Symposium 2010), pp.127-1361, 2010.

;. M. Rigour, . Bafleur-;-n, ;. Nolhier, and . Trémouilles, Conférence : Electrical Overstress / Electrostatic Discharge Symposium, EOS/ESD Symposium, pp.1-9, 2011.

. Sans-acte, Non-invasive system level ESD current measurement using magnetic field probe Nolhier ; International Electrostatic Discharge Workshop, F. Caignet ; N. Monnereau ; N, pp.10-13, 2010.

C. Nationaux and ?. , Impact de la capacité de découplage sur la propagation des ESD au niveau système : Comparaison mesure et simulation, N. Monnereau ; F