N. Hudson, W. L. Gore, and &. Associates, Potential benefits of mixed dielectric stripline, 2004.

». Woopoung, K. , S. Mint, S. Choi, . Madhavan et al., Measurement-based modeling and test methodology for integrated substrates

«. Gore?-speedboard®, C. Prepreg-processing-guidelines, and ». W. , Gore & associates electronic products division [B16] « Speedboard® c prepreg specification items » W.L. Gore & associates electronic material products [B17] « Extraction of ?r(f) and tan ?(f) for printed circuit board insulators up to 30 GHz using the short-pulse propagation technique

». Martyn-gaudion, E. J. Alan-staniforth-polarinstruments, and . Ltd, Impedance modelling on multiple dielectrics builds, 2004.

D. Corporaton, Complex dielectric constant measurement techniques for high-speed signaling, 2001.

D. Han, Y. Li, R. A. Vieweg, T. G. Ruttan, and . A. Lesley, Dielectric material characterization using rough surface transmission lines, 2002.

S. J. Normyle, T. F. Mccarthy, and . David-l, WYNANTS Taconic advanced dielectric division [B24] « The impact of PCB laminate weaves on the electrical performance of differential signaling at multi-Gigabit data rates, 2005.

». Eric, M. Et, R. Speer-designcon, and . East, Creating repeatable 10Gb/s channels in an uncertain world, 2005.

H. Yue, K. L. Virga-et, and J. L. Prince, Dielectric constant and loss tangent measurement using a strigline fixture, IEEE Transactions on components, packaging and manufacturing technology?part B, vol.21, p.4, 1998.

». Ben-becker, R. Charbonneau, V. St-cyr, B. Greenlee, J. Grebenkemper et al., Thin PCB laminates for power distribution -how thin is thin enough?, 2002.

». Minjia-xu, T. H. Hubing, J. Chen, T. P. Van-doren, J. L. Drewniak-et et al., Power-bus decoupling with embedded capacitance in printed circuit board design, IEEE Transactions on Electromagnetic Compatibility, vol.45, issue.1, p.1, 2003.
DOI : 10.1109/TEMC.2002.808075

«. Introduction and ». Yun, Low inductance capacitor array flip-chip application notes » JEFF CANTLEBARY AVX corporation [B36] « Parasitic inductance of multilayer ceramic capacitors » JEFFREY CAIN AVX corporation, Processing thin core capacitor materials » BOB GREENLEE Merix corporation [B38] « Resonance reduction in PCBs utilising embedded capacitance » J. ANDRESAKIS, T.YAMAMOTO, K.YAMAZAKI ET F.KUWAKO Oak-Mitsui technologies, 2006.

». Kazyamazaki, J. Et, and . Ipc, Reduction of discrete capacitors using embedded capacitance layers, 2006.

». S. Joel and . Peiffer-3m, Fabrication of embedded capacitance printed circuit boards, IPC printed circuits EXPO®, 2001.

». John-andresakis, T. Yamamoto, N. Biunno-oak-mitsui-technologies, ». R. David, G. Mcgregor et al., Recent developments in polyimide-based planar capacitor laminate

J. Peiffer, B. Greenlee, W. J. Istvan-novak, . Borland, . Saul et al., Embedded passive components in printed wiring boards, a technology review, 2001.

«. Design-decoupling-applications, ». Prathap-muthana, E. Engin, P. M. Raj, M. Swaminathan et al., Georgia institute of technology [B49] « Frequency domain analysis and electrical properties test method for PCB dielectric core materials, 2003.

N. , Z. Yang, L. W. , L. Smith, H. Ishida et al., Inductance of bypass capacitors : how to define, how to measure, how to simulate, 2005.

«. Nemi, S. Pbsn, C. Reliability, J. Handwerker, E. Bath et al., Impact of cracking beneath solder pads in printed board laminate on reliability of solder joints to ceramic ball grid array packages, Simulation of SnAgCu slder balls including the local microstructure Plastic ball grid array (PBGA), 2003.

». Bryan-rodgers, J. Punch, C. R. Et, . Waldron-»-biju, D. Chandran et al., SnAgCu and SnPb solders using a micro BGA under accelerated temperature cycling conditions Effect of package design and layout on BGA solder joint reliability of an organic C4 package, 2000.

». Desmond, Y. R. Chong-et-r, . Kapoor, and . Ieee, Reliability assessment of a high performance flip-chip BGA package using finite element analysis, 2003.

S. Kondo, Q. Yu, T. Shibutani, . Masaki, and . Shiratori, New reliability assessment methode for solder joints in BGA package by considering the iteraction between design factors, 2007.