E. Baravelli, M. Jurczak, N. Speciale, K. De-meyer, and &. A. Dixit, Impact of LER and Random Dopant Fluctuations on FinFET Matching Performance, IEEE Transactions on Nanotechnology, vol.7, issue.3, pp.291-298, 2008.
DOI : 10.1109/TNANO.2008.917838

L. Barbadillo, M. Cervera, M. J. Hernández, P. Rodríguez, J. Piqueras et al., N+BF 2 and N+C+BF 2 high-dose co-implantation in silicon, Applied Physics A: Materials Science & Processing, vol.76, issue.5, pp.791-800, 1007.
DOI : 10.1007/s00339-002-1503-8

R. Baron, J. P. Baukus, S. D. Allen, T. C. Mcgill, M. H. Young et al., Nature of the 0.111???eV acceptor level in indium???doped silicon, Applied Physics Letters, vol.34, issue.4, pp.257-259, 1979.
DOI : 10.1063/1.90772

]. J. Bastos, M. Steyaert, B. Graindourze, and &. W. Sansen, Matching of MOS transistors with different layout styles, Proceedings of International Conference on Microelectronic Test Structures, pp.17-18, 1996.
DOI : 10.1109/ICMTS.1996.535615

J. Bastos, M. Steyaert, A. Pergoot, and &. W. Sansen, Mismatch Characterization of Submicron MOS Transistors, Analog Integrated Circuits and Signal Processing, vol.12, issue.2, pp.95-106, 1997.
DOI : 10.1023/A:1008256724276

]. J. Bastos-98 and . Bastos, Characterisation of MOS transistor mismatch for analog design, 1998.

A. J. Bhavnagarwala, X. Tang, and &. J. , The impact of intrinsic device fluctuations on CMOS SRAM cell stability, IEEE Journal of Solid-State Circuits, vol.36, issue.4, pp.658-665, 2001.
DOI : 10.1109/4.913744

F. Boeuf, G. , and T. Skotnicki, Impact of Coulomb Scattering on the Characteristics of Nanoscale Devices, Extended Abstracts of the 2009 International Conference on Solid State Devices and Materials, 2009.
DOI : 10.7567/SSDM.2009.C-8-1
URL : https://hal.archives-ouvertes.fr/hal-00604219

H. Boudinov, J. P. De-souza, and &. C. Saul, Enhanced electrical activation of indium coimplanted with carbon in a silicon substrate, Journal of Applied Physics, vol.86, issue.10, pp.5909-5911, 1999.
DOI : 10.1063/1.371611

A. R. Brown, A. Asenov, and &. J. Watling, Intrinsic fluctuations in sub 10-nm double-gate MOSFETs introduced by discreteness of charge and matter, IEEE Transactions On Nanotechnology, vol.1, issue.4, pp.195-200, 2002.
DOI : 10.1109/TNANO.2002.807392

A. R. Brown, G. Roy, and &. A. Asenov, Impact of Fermi level pinning at polysilicon gate grain boundaries on nano-MOSFET variability: A 3-D simulation study, 2006 European Solid-State Device Research Conference, pp.451-454, 2006.
DOI : 10.1109/ESSDER.2006.307735

]. A. Brown-10a, N. M. Brown, J. R. Idris, &. A. Watling, and . Asenov, Impact of Metal Gate Granularity on Threshold Voltage Variability: A Full-Scale Three-Dimensional Statistical Simulation Study, IEEE Electron Device Letters, vol.PP, issue.99, pp.1-3, 2010.
DOI : 10.1109/LED.2010.2069080

]. A. Cathignol-08c, S. Cathignol, S. Mennillo, L. Bordez, &. G. Vendrame et al., Spacing impact on MOSFET mismatch, 2008 IEEE International Conference on Microelectronic Test Structures, pp.90-95, 2008.
DOI : 10.1109/ICMTS.2008.4509320

A. Cathignol, S. Bordez, A. Cros, K. Rochereau, and &. G. Ghibaudo, Abnormally high local electrical fluctuations in heavily pocket-implanted bulk long MOSFET, Solid-State Electronics, vol.53, issue.2, pp.127-133, 2009.
DOI : 10.1016/j.sse.2008.09.017

D. M. Caughey and &. R. Thomas, Carrier mobilities in silicon empirically related to doping and field, Proceedings of the IEEE, vol.55, issue.12, pp.2192-2193, 1967.
DOI : 10.1109/PROC.1967.6123

W. L. Chang, J. Y. Luo, Y. Qi, and &. B. Wang, Reliability and failure analysis in designing a typical operation amplifier, 2010 17th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits, pp.1-4, 2010.
DOI : 10.1109/IPFA.2010.5531973

S. Chen, V. Samavedam, K. Narayanan, C. Stein, C. Hobbs et al., A cost effective 32nm high-K/ metal gate CMOS technology for low power applications with single-metal/gate-first process, 2008 Symposium on VLSI Technology, pp.88-89, 2008.
DOI : 10.1109/VLSIT.2008.4588573

S. Cheng, G. Roy, A. Roy, &. A. Brown, and . Asenov, Impact of Random Dopant Fluctuation on Bulk CMOS 6-T SRAM Scaling, 2006 European Solid-State Device Research Conference, pp.258-261, 2006.
DOI : 10.1109/ESSDER.2006.307687

]. S. Christensson, I. Lundström, and &. C. Svensson, Low frequency noise in MOS transistors???I Theory, Solid-State Electronics, vol.11, issue.9, pp.797-812, 1968.
DOI : 10.1016/0038-1101(68)90100-7

J. A. Croon, M. Rosmeulen, S. Decoutere, W. Sansen, and &. H. Maes, A Simple and Accurate Deep Submicron Mismatch Model, 30th European Solid-State Device Research Conference, pp.356-359, 2000.
DOI : 10.1109/ESSDERC.2000.194788

. A. Croon-02a-]-j, G. Croon, S. Storms, I. Winkelmeier, M. Pollentier et al., Line edge roughness: characterization , modeling and impact on device behavior, pp.307-310, 2002.

A. Dixit, K. G. Anil, E. Baravelli, P. Roussel, A. Mercha et al., Impact of Stochastic Mismatch on Measured SRAM Performance of FinFETs with Resist/Spacer-Defined Fins: Role of Line-Edge-Roughness, 2006 International Electron Devices Meeting, pp.1-4, 2006.
DOI : 10.1109/IEDM.2006.346884

O. Dokumaci, Diffusion and Defect Structure in Nitrogen Implanted Silicon, MRS Proceedings, vol.610, pp.6-10, 2001.
DOI : 10.1016/S0920-2307(88)80005-7

]. P. Drennan-99, &. C. Drennan, and . Mcandrew, A comprehensive MOSFET mismatch model, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), pp.167-170, 1999.
DOI : 10.1109/IEDM.1999.823871

]. P. Drennan-03, &. C. Drennan, and . Mcandrew, Understanding MOSFET mismatch for analog design, IEEE Journal of Solid-State Circuits, vol.38, issue.3, pp.450-456, 2003.
DOI : 10.1109/JSSC.2002.808305

F. Fischetti, &. W. Gámiz, and . Hänsch, On the enhanced electron mobility in strained-silicon inversion layers, Journal of Applied Physics, vol.92, issue.12, pp.7320-7324, 2002.
DOI : 10.1063/1.1521796

F. Forti and &. M. Wright, Measurement of MOS current mismatch in the weak inversion region. Solid-State Circuits, IEEE Journal, vol.29, issue.2, pp.138-142, 1994.

H. Fukutome, Y. Momiyama, T. Kubo, Y. Tagawa, T. Aoyama et al., Direct Evaluation of Gate Line Edge Roughness Impact on Extension Profiles in Sub-50-nm n-MOSFETs, IEEE Transactions on Electron Devices, vol.53, issue.11, pp.2755-2763, 2006.
DOI : 10.1109/TED.2006.882784

M. C. Schneider, H. Klimach, and &. A. Arnaud, A compact model of MOSFET mismatch for circuit design, IEEE Journal of Solid-State Circuits, vol.40, issue.8, pp.1649-1657, 2005.

S. Gennaro, B. J. Sealy, C. Jeynes, R. Gwilliam, E. H. Collart et al., Effects of carbon content and annealing conditions, on the electrical activation of indium implanted silicon, Ion Implantation Technology. 2002. Proceedings of the 14th International Conference on, pp.552-555, 2002.
DOI : 10.1109/IIT.2002.1258064

G. Gielen, P. De-wit, E. Maricau, J. Loeckx, J. Martin-martinez et al., Emerging Yield and Reliability Challenges in Nanometer CMOS Technologies, Design, Automation and Test in Europe, pp.8-1322, 2008.

E. Gogolides, V. Constantoudis, G. P. Patsis, and &. Tserepi, A review of line edge roughness and surface nanotexture resulting from patterning processes, Micro-and Nano-Engineering MNE 2005, pp.1067-1072, 2006.
DOI : 10.1016/j.mee.2006.01.162

J. Goo, C. Choi, A. Abramo, J. Ahn, Z. Yu et al., Physical origin of the excess thermal noise in short channel MOSFETs, IEEE Electron Device Letters, vol.22, issue.2, pp.101-103, 2001.

R. Paul, R. G. Gray, P. J. Meyer, &. Hurst, H. Stephen et al., Analysis and design of analog integrated circuits, 2001.

N. Gunther, E. Hamadeh, D. Niemann, and &. M. Rahman, Interface and gate line edge roughness effects on intra die variance in mos device characteristics, 63rd Device Research Conference Digest, 2005. DRC '05., pp.83-84, 2005.
DOI : 10.1109/DRC.2005.1553066

C. Gustin, A. Mercha, J. Loo, V. Subramanian, B. Parvais et al., Stochastic Matching Properties of FinFETs, IEEE Electron Device Letters, vol.27, issue.10, pp.846-848, 2006.
DOI : 10.1109/LED.2006.882524

C. Gustin, L. H. Leunissen, A. Mercha, S. Decoutere, and &. G. Lorusso, Impact of line width roughness on the matching performances of next-generation devices, Proceedings of the International Symposium on Dry Process, pp.3690-3696, 2006.
DOI : 10.1016/j.tsf.2007.08.117

L. R. Harriott, Limits of lithography, Proceedings of the IEEE, pp.366-374, 2001.
DOI : 10.1109/5.915379

B. Hoeneisen and &. C. Mead, Current-voltage characteristics of small size MOS transistors, IEEE Transactions on Electron Devices, vol.19, issue.3, pp.382-383, 1972.
DOI : 10.1109/T-ED.1972.17428

T. B. Hook, J. B. Johnson, J. Han, A. Pond, T. Shimizu et al., Channel Length and Threshold Voltage Dependence of Transistor Mismatch in a 32-nm HKMG Technology, IEEE Transactions on Electron Devices, vol.57, issue.10, pp.2440-2447, 2010.
DOI : 10.1109/TED.2010.2057193

V. Huard, C. Parthasarathy, C. Guerin, T. Valentin, E. Pion et al., Planes & L. Camus. NBTI degradation: From transistor to SRAM arrays, pp.289-300, 2008.

C. Jacoboni, C. Canali, G. Ottaviani, and &. Quaranta, A review of some charge transport properties of silicon, Solid-State Electronics, vol.20, issue.2, pp.77-89, 1977.
DOI : 10.1016/0038-1101(77)90054-5

]. J. Johnson, T. B. Hook, and &. Lee, Analysis and Modeling of Threshold Voltage Mismatch for CMOS at 65 nm and Beyond, IEEE Electron Device Letters, vol.29, issue.7, pp.802-804, 2008.
DOI : 10.1109/LED.2008.2000649

C. E. Jones, D. Schafer, W. Scott, and &. R. Hager, centers) in silicon, Journal of Applied Physics, vol.52, issue.8, pp.5148-5158, 1981.
DOI : 10.1063/1.329415
URL : https://hal.archives-ouvertes.fr/hal-00020412

C. Erin, &. Jones, and . Ishida, Shallow junction doping technologies for ULSI, Materials Science and Engineering: R: Reports, vol.24, issue.12, pp.1-80, 1998.

]. S. Kaya-01, A. R. Kaya, A. Brown, D. Asenov, &. T. Magot et al., Analysis of statistical fluctuations due to line edge roughness in sub-0

R. W. Keyes, The effect of randomness in the distribution of impurity atoms on FET thresholds, Applied Physics, vol.5, issue.3, pp.251-259, 1975.
DOI : 10.1007/BF00896619

S. Kim, H. Wada, and &. J. Woo, TCAD-based statistical analysis and modeling of gate line-edge roughness effect on nanoscale MOS transistor performance and scaling. Semiconductor Manufacturing, IEEE Transactions on, vol.17, issue.2, pp.192-200, 2004.

P. Kinget and &. M. Steyaert, Impact of transistor mismatch on the speedaccuracypower trade-off of analog CMOS circuits, Proc. IEEE Custom Integrated Circuit Conference, pp.333-336, 1996.

P. R. Kinget, Device mismatch and tradeoffs in the design of analog circuits. Solid-State Circuits, IEEE Journal, vol.40, issue.6, pp.1212-1224, 2005.

H. Klimach, A. Arnaud, M. C. Schneider, and &. Galup-montoro, Consistent model for drain current mismatch in MOSFETs using the carrier number fluctuation theory, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512), pp.113-116, 2004.
DOI : 10.1109/ISCAS.2004.1329471

H. Klimach, A. Arnaud, C. Galup-montoro, and &. M. Schneider, MOSFET mismatch modeling: a new approach, IEEE Design & Test of Computers, vol.23, issue.1, pp.20-29, 2006.
DOI : 10.1109/MDT.2006.20

H. Graoui and &. M. Foad, B diffusion and activation phenomena during post-annealing of C co-implanted ultra-shallow junctions. Nuclear Instruments and Methods in, Physics Research, vol.253, issue.12, pp.46-49, 2006.

M. Martin and &. G. Cunge, Surface roughness generated by plasma etching processes of silicon, Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, vol.26, issue.4, pp.1281-1288, 2008.
DOI : 10.1116/1.2932091
URL : https://hal.archives-ouvertes.fr/hal-00397103

G. Masetti, M. Severi, and &. S. Solmi, Modeling of carrier mobility against carrier concentration in arsenic-, phosphorus-, and boron-doped silicon, IEEE Transactions on Electron Devices, vol.30, issue.7, pp.764-769, 1983.
DOI : 10.1109/T-ED.1983.21207

H. Mathieu, Physique des semiconducteurs et des composants electroniques, 2004.
URL : https://hal.archives-ouvertes.fr/hal-01306435

]. J. Mc-ginley, O. Noblanc, C. Julien, S. Parihar, K. Rochereau et al., Impact of pocket implant on MOSFET mismatch for advanced CMOS technology, Proceedings of the 2004 International Conference on Microelectronic Test Structures (IEEE Cat. No.04CH37516), pp.123-126, 2004.
DOI : 10.1109/ICMTS.2004.1309464

]. C. Mezzomo, A. Mezzomo, A. Bajolet, R. Cathignol, &. G. Difrenza et al., Characterization and Modeling of Transistor Variability in Advanced CMOS Technologies, IEEE Transactions on Electron Devices, vol.58, issue.8
DOI : 10.1109/TED.2011.2141140

E. Leyris, &. G. Josse, and . Ghibaudo, Pockets engineering impact on mismatch performance on 45nm MOSFET technologies, Ultimate Integration of Silicon 10th International Conference on, pp.15-18, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00604235

C. Marin, &. G. Leyris, and . Ghibaudo, Mismatch Measure Improvement Using Kelvin Test Structures in Transistor Pair Configuration in Sub-Hundred Nanometer MOSFET Technology, Microelectronic Test Structures ICMTS 2009. IEEE International Conference on, pp.62-67, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00603793

C. M. Mezzomo, A. Bajolet, A. Cathignol, and &. Gerard-ghibaudo, Drain current variability in 45nm heavily pocket-implanted bulk MOSFET, 2010 Proceedings of the European Solid State Device Research Conference, pp.122-125, 2010.
DOI : 10.1109/ESSDERC.2010.5618468
URL : https://hal.archives-ouvertes.fr/hal-00604288

A. Mineji and &. S. Shishiguchi, Ultra Shallow Junction and Super Steep Halo Formation Using Carbon Co-implantation for 65nm High Performance CMOS Devices, pp.84-87, 2006.

M. Miura-mattausch, M. Suetake, H. J. Mattausch, S. Kumashiro, N. Shigyo et al., Physical modeling of the reverse-short-channel effect for circuit simulation, IEEE Transactions on Electron Devices, vol.48, issue.10, pp.2449-2452, 2001.
DOI : 10.1109/16.954493

C. Mourrain, B. Cretu, G. Ghibaudo, and &. P. Cottin, New method for parameter extraction in deep submicrometer MOSFETs, ICMTS 2000. Proceedings of the 2000 International Conference on Microelectronic Test Structures (Cat. No.00CH37095), pp.181-186, 2000.
DOI : 10.1109/ICMTS.2000.844428

S. Nakayama and &. Sakai, The Effect of Nitrogen in a p[sup +] Polysilicon Gate on Boron Penetration Through the Gate Oxide, Journal of The Electrochemical Society, vol.144, issue.12, pp.4326-4330, 1997.
DOI : 10.1149/1.1838186

P. Oldiges, Q. Lin, K. Petrillo, M. Sanchez, M. Ieong et al., Modeling line edge roughness effects in sub 100 nanometer gate length devices, 2000 International Conference on Simulation Semiconductor Processes and Devices (Cat. No.00TH8502), pp.131-134, 2000.
DOI : 10.1109/SISPAD.2000.871225

S. Pae, J. Maiz, and &. C. Prasad, Effect of NBTI degradation on transistor variability in advanced technologies, 2007 IEEE International Integrated Reliability Workshop Final Report, pp.18-21, 2007.
DOI : 10.1109/IRWS.2007.4469214

E. Pargon, M. Martin, K. Menguelti, L. Azarnouche, J. Foucher et al., Plasma impact on 193 nm photoresist linewidth roughness: Role of plasma vacuum ultraviolet light, Applied Physics Letters, vol.94, issue.10, pp.103111-103111, 2009.
DOI : 10.1063/1.3094128
URL : https://hal.archives-ouvertes.fr/hal-00397113

K. Patel, T. Liu, and &. Costas-spanos, Impact of gate line edge roughness on double-gate FinFET performance variability, Design for Manufacturability through Design-Process Integration II, p.69251, 2008.
DOI : 10.1117/12.773065

B. J. Pawlak, R. Duffy, T. Janssens, W. Vandervorst, S. B. Felch et al., Suppression of phosphorus diffusion by carbon co-implantation, Applied Physics Letters, vol.89, issue.6, p.62102, 2006.
DOI : 10.1063/1.2234315

M. J. Pelgrom, A. C. Duinma?er, and &. A. Welbers, Matching properties of MOS transistors. Solid-State Circuits, IEEE Journal, vol.24, issue.5, pp.1433-1439, 1989.

M. J. Pelgrom, H. P. Tuinhout, and &. M. Vertregt, Transistor matching in analog CMOS applications, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217), pp.915-918, 1998.
DOI : 10.1109/IEDM.1998.746503

A. Pergoot, B. Graindourze, E. Janssens, J. Bastos, M. Steyaert et al., Statistics for matching, Proceedings International Conference on Microelectronic Test Structures, pp.193-197, 1995.
DOI : 10.1109/ICMTS.1995.513971

J. Pineda-de-gyvez and &. H. Tuinhout, Threshold voltage mismatch and intra-die leakage current in digital CMOS circuits. Solid-State Circuits, IEEE Journal, vol.39, issue.1, pp.157-168, 2004.

G. Pitcher, CMOS' future depends on statistics: as semiconductor dimensions decrease, the distribution of dopant atoms becomes a statistical problem, pp.20-21, 2010.

I. Rauch and S. E. , The statistics of NBTI-induced V/sub T/ and ?? mismatch shifts in pMOSFETs, IEEE Transactions on Device and Materials Reliability, vol.2, issue.4, pp.89-93, 2002.
DOI : 10.1109/TDMR.2002.805119

S. E. Rauch, Review and Reexamination of Reliability Effects Related to NBTI-Induced Statistical Variations, IEEE Transactions on Device and Materials Reliability, vol.7, issue.4, pp.524-530, 2007.
DOI : 10.1109/TDMR.2007.910437

R. Rios, W. Shih, A. Shah, S. Mudanai, P. Packan et al., A three-transistor threshold voltage model for halo processes, Digest. International Electron Devices Meeting,, pp.113-116, 2002.
DOI : 10.1109/IEDM.2002.1175791

G. Roy, F. Adamu-lema, A. R. Brown, S. Roy, and &. A. Asenov, Simulation of combined sources of intrinsic parameter fluctuations in a 'real' 35 nm MOSFET, Proceedings of 35th European Solid-State Device Research Conference, 2005. ESSDERC 2005., pp.337-340, 2005.
DOI : 10.1109/ESSDER.2005.1546654

A. R. Gareth-roy, F. Brown, S. Adamu-lema, &. Roy, and . Asenov, Simulation Study of Individual and Combined Sources of Intrinsic Parameter Fluctuations in Conventional Nano- MOSFETs, IEEE Transactions on Electron Devices, TED, vol.53, issue.12, pp.3063-3070, 2006.

A. G. Sabnis and &. J. Clemens, Characterization of the electron mobility in the inverted <100> Si surface, 1979 International Electron Devices Meeting, pp.18-21, 1979.
DOI : 10.1109/IEDM.1979.189528

C. T. Sah and &. H. Pao, The effects of fixed bulk charge on the characteristics of metal-oxide-semiconductor transistors, IEEE Transactions on Electron Devices, vol.13, issue.4, pp.393-409, 1966.
DOI : 10.1109/T-ED.1966.15702

S. Scalese, M. Italia, A. L. Magna, G. Mannino, V. Privitera et al., Diffusion and electrical activation of indium in silicon, Journal of Applied Physics, vol.93, issue.12, pp.9773-9782, 2003.
DOI : 10.1063/1.1572547

K. Dieter, &. Schroder, . A. Jeff, and . Babcock, Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing, Journal of Applied Physics, vol.94, issue.1, 2003.

T. Serrano-gotarredona and &. Bernabé-linares-barranco, Systematic Width-and-Length Dependent CMOS Transistor Mismatch Characterization and Simulation, Analog Integrated Circuits and Signal Processing, vol.21, issue.3, pp.271-296, 1999.
DOI : 10.1023/A:1008330121404

&. B. Gotarredona and . Linares-barranco, A new strong inversion 5-parameter transistor mismatch model, Circuits and Systems. Proceedings. ISCAS 2000 Geneva. IEEE International Symposium on, pp.381-384, 2000.

&. B. Gotarredona and . Linares-barranco, CMOS transistor mismatch model valid from weak to strong inversion, pp.627-630, 2003.

T. Nakamura, &. K. Matsuoka, and . Taniguchi, Test structure for precise statistical characteristics measurement of MOSFETs, Microelectronic Test Structures Proceedings of the 2002 International Conference on, pp.49-54, 2002.

J. Shyu, G. C. Temes, and &. K. Yao, Random errors in MOS capacitors. Solid-State Circuits, IEEE Journal, vol.17, issue.6, pp.1070-1076, 1982.

J. Shyu, G. C. Temes, and &. F. Krummenacher, Random error effects in matched MOS capacitors and current sources, IEEE Journal of Solid-State Circuits, vol.19, issue.6, pp.948-955, 1984.
DOI : 10.1109/JSSC.1984.1052250

T. Skotnicki, Transistor mos et sa technologie de fabrication, 2000.

M. Steyaert, J. Bastos, R. Roovers, P. Kinget, W. Sansen et al., Threshold voltage mismatch in short-channel MOS transistors, Electronics Letters, vol.30, issue.18, pp.1546-1548, 1994.
DOI : 10.1049/el:19940999

P. A. Stolk and &. D. Klaassen, The effect of statistical dopant fluctuations on MOS device performance, International Electron Devices Meeting. Technical Digest, pp.627-630, 1996.
DOI : 10.1109/IEDM.1996.554061

P. A. Stolk, F. P. Widdershoven, and &. D. Klaassen, Modeling statistical dopant fluctuations in MOS transistors, IEEE Transactions on Electron Devices, vol.45, issue.9, pp.1960-1971, 1998.
DOI : 10.1109/16.711362

S. C. Sun and &. J. Plummer, Electron Mobility in Inversion and Accumulation Layers on Thermally Oxidized Silicon Surfaces, IEEE Journal of Solid-State Circuits, vol.15, issue.4, pp.562-573, 1980.
DOI : 10.1109/JSSC.1980.1051439

S. M. Sze, Physics of semiconductor devices. A Wiley-Interscience publication, 1981.

S. Takagi, A. Toriumi, M. Iwase, and &. H. Tango, On the universality of inversion layer mobility in Si MOSFET's: Part I-effects of substrate impurity concentration, IEEE Transactions on Electron Devices, vol.41, issue.12, pp.2357-2362, 1994.
DOI : 10.1109/16.337449

]. K. Takeuchi, T. Tatsumi, and &. A. Furukawa, Channel engineering for the reduction of random-dopant-placement-induced threshold voltage fluctuation, International Electron Devices Meeting. IEDM Technical Digest, pp.841-844, 1997.
DOI : 10.1109/IEDM.1997.650512

]. T. Tanaka-00a, T. Tanaka, T. Usuki, Y. Futatsugi, &. T. Momiyama et al., Vth fluctuation induced by statistical variation of pocket dopant profile, Electron Devices Meeting, 2000. IEDM Technical Digest. International, pp.271-274, 2000.

]. T. Tanaka-00b, T. Tanaka, Y. Usuki, &. T. Momiyama, and . Sugii, Direct measurement of Vth fluctuation caused by impurity positioning, VLSI Technology Digest of Technical Papers. 2000 Symposium on, pp.136-137, 2000.

T. Kazuo-terada, J. Chagawa, K. Xiang, T. Tsuji, &. Tsunomura et al., Measurement of the MOSFET drain current variation under high gate voltage, Solid-State Electronics, vol.53, issue.3, pp.314-319, 2009.
DOI : 10.1016/j.sse.2008.12.007

H. P. Tuinhout, Design of matching test structures [IC components], Proceedings of 1994 IEEE International Conference on Microelectronic Test Structures, pp.21-27, 1994.
DOI : 10.1109/ICMTS.1994.303509

H. Tuinhout, M. Pelgrom, R. Penning-de-vries, and &. M. Vertregt, Effects of metal coverage on MOSFET matching, International Electron Devices Meeting. Technical Digest, pp.735-738, 1996.
DOI : 10.1109/IEDM.1996.554085

H. P. Tuinhout and &. M. Vertregt, Test structures for investigation of metal coverage effects on MOSFET matching, 1997 IEEE International Conference on Microelectronic Test Structures Proceedings, pp.179-183, 1997.
DOI : 10.1109/ICMTS.1997.589386

H. P. Tuinhout, A. Bretveld, and &. W. Peters, Current mirror test structures for studying adjacent layout effects on systematic transistor mismatch, International Conference on Microelectronic Test Structures, 2003., pp.221-226, 2003.
DOI : 10.1109/ICMTS.2003.1197465

H. Tuinhout, N. Wils, M. Me?er, and &. P. Andricciola, Methodology to evaluate long channel matching deterioration and effects of transistor segmentation on MOSFET matching, 2010 International Conference on Microelectronic Test Structures (ICMTS), pp.176-181, 2010.
DOI : 10.1109/ICMTS.2010.5466824

H. Ueno, D. Kitamaru, K. Morikawa, M. Tanaka, M. Miura-mattausch et al., Impurity-profile-based threshold-voltage model of pocket-implanted MOSFETs for circuit simulation, IEEE Transactions on Electron Devices, vol.49, issue.10, pp.1783-1789, 2002.
DOI : 10.1109/TED.2002.803633

G. Ramirez, T. Vicente-sanchez, &. B. Serrano-gotarredona, and . Linares-barranco, A mismatch characterization and simulation environment for weak-to-strong inversion CMOS transistors, SPIE, vol.5837, pp.247-258, 2005.

D. Villanueva, E. Josse, R. Ranica, D. Duriez, J. Singer et al., Investigation of nMOSFET performance improvement by pocket co-implant engineering, 2006.

A. J. Walker and &. H. Woerlee, Mobility Model for Sillicon Inversion Layers, Solid State Device Research Conference ESSDERC '87. 17th European, pp.667-670, 1987.

J. T. Watt and &. J. Plummer, Universal Mobility-Field Curves for Electrons and Holes in MOS Inversion Layers, VLSI Technology Digest of Technical Papers. Symposium on, pp.81-82, 1987.

S. Xiong and &. J. Bokor, Study of gate line edge roughness effects in 50nm bulk MOSFET devices, SPIE, vol.4689, pp.733-741, 2002.

S. Xiong, J. Bokor, Q. Xiang, P. Fisher, I. Dudley et al., Is Gate Line Edge Roughness a First-Order Issue in Affecting the Performance of Deep Sub-Micro Bulk MOSFET Devices?, IEEE Transactions on Semiconductor Manufacturing, vol.17, issue.3, pp.357-361, 2004.
DOI : 10.1109/TSM.2004.831560

H. Yang, V. Macary, J. L. Huber, B. Won-gi-min, &. Baird et al., Current mismatch due to local dopant fluctuations in mosfet channel, IEEE Transactions on Electron Devices, vol.50, issue.11, pp.2248-2254, 2003.
DOI : 10.1109/TED.2003.818282

H. S. Yang, R. Wong, R. Hasumi, Y. Gao, N. S. Kim et al., Scaling of 32nm low power SRAM with high-K metal gate, 2008 IEEE International Electron Devices Meeting, pp.1-4, 2008.
DOI : 10.1109/IEDM.2008.4796660

S. Yu, Y. Zhao, G. Du, J. Kang, R. Han et al., The impact of line edge roughness on the stability of a FinFET SRAM, Semiconductor Science and Technology, vol.24, issue.2, pp.846-848, 2009.
DOI : 10.1088/0268-1242/24/2/025005

C. Zechner and D. Matveev, Nikolas Zographos, Victor Moroz & Bartek Pawlak. Modeling Ultra Shallow Junctions Formed by Phosphorus-Carbon and Boron-Carbon Co-implantation, 2007.

X. Zhang, J. Li, M. Grubbs, M. Deal, B. Magyari-kope et al., Physical model of the impact of metal grain work function variability on emerging dual metal gate MOSFETs and its implication for SRAM reliability, pp.1-4, 2009.

X. Zhou, K. Yong-lim, and &. D. Lim, A general approach to compact threshold voltage formulation based on 2D numerical simulation and experimental correlation for deep-submicron ULSI technology development [CMOS], IEEE Transactions on Electron Devices, vol.47, issue.1, pp.214-221, 2000.
DOI : 10.1109/16.817588