G. Abdelaziz and R. Harald, A component-based specification approach for embedded systems using fdts In : Proceedings of the 2005 conference on Specification and verification of component-based systems, SAVCBS '05, 2005.

N. Cornelius-maiden and A. M. Neil, PORE: Procurement-oriented requirements engineering method for the component-based systems engineering development paradigm, 1999.

M. Abdallah, R. Guenther, and E. Armin, Mihos: an approach to support handling the mismatches between system requirements and cots products, Requir. Eng, vol.12, pp.3-127, 2007.

S. David and E. , An Embedded Software Primer, 1999.

C. Ivica, Component-based approach for embedded systems, Ninth International Workshop on Component-Oriented Programming, 2004.

S. Edwards, L. Lavagno, and E. A. Lee, Design of embedded systems: formal models, validation, and synthesis, Proceedings of the IEEE, vol.85, issue.3, pp.366-390, 1997.
DOI : 10.1109/5.558710

T. D. Morton, Embedded Microcontrollers. Pearson Education, 2001.

W. Tim, Designing Embedded Systems With PIC Microcontrollers: Principles and Applications. Newnes, 2006.

H. Thomas and A. S. Joseph, The embedded systems design challenge, Proceedings of the 14th International Symposium on Formal Methods (FM), pp.1-15, 2006.

W. Wayne, Computers as Components, Second Edition: Principles of Embedded Computing System Design, 2008.

G. Abdoulaye, Designing Embedded Systems with the SIGNAL Programming Language, 2010.

P. H. Feiler, Model-based validation of safety-critical embedded systems, 2010 IEEE Aerospace Conference, pp.1-10, 2010.
DOI : 10.1109/AERO.2010.5446809

J. Strug, S. Deniziak, and K. Sapiecha, Validation of reactive embedded systems against temporal requirements, Proceedings. 11th IEEE International Conference and Workshop on the Engineering of Computer-Based Systems, 2004., pp.152-159, 2004.
DOI : 10.1109/ECBS.2004.1316694

. Mcmillan-kenneth-lauchlin, Symbolic model checking: an approach to the state explosion problem, UMI Order, pp.92-24209, 1992.

R. Mingming, An incremental approach for hardware Discrete Controller Synthesis, 2011.

C. Noam, On certain formal properties of grammars, Information and Control, vol.2, pp.137-167, 1959.

C. Christos and G. L. Stephane, Introduction to Discrete Event Systems, 2006.

N. Halbwachs, Synchronous programming of reactive systems, a tutorial and commented bibliography, Tenth International Conference on Computer-Aided Verification, CAV'98. Vancouver (B.C.): LNCS 1427, 1998.

M. Robin, Calculi for synchrony and asynchrony, Theor. Comput. Sci, vol.25, pp.267-310, 1983.

C. Christos and G. L. Stephane, Introduction to Discrete Event Systems. Softcover reprint of hardcover 2nd ed, 2008.

R. Gorgen, J. Oetjens, and W. Nebel, Transformation of event-driven hdl blocks for native integration into time-driven system models, Specification and Design Languages (FDL), 2012 Forum on. 2012, pp.152-159

R. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, vol.35, issue.8, 1986.
DOI : 10.1109/TC.1986.1676819

S. Balemi, P. Kozak, and R. Smedinga, Discrete event systems: modeling and control : proceedings of a joint workshop held in prague, 1992.

M. Sajed, L. Bengt, and A. Knuta, A bdd-based approach for modeling plant and supervisor by extended finite automata, IEEE Trans. Contr. Sys. Techn, vol.20, pp.1421-1435, 2012.

E. Jain-himanshu-bryant-randal, Verification using Satisfiability Checking, Predicate Abstraction, and Craig Interpolation, 2008.

T. Donald and M. Philip, The Verilog Hardware Description Language

B. David and C. D. Jack, SystemC: From the Ground Up, 2005.

V. Boonpranchoo, V. Kongratana, and V. Tipsuwanporn, Design of temporal logic embedded controller for small oven process, Control, Automation and Systems (ICCAS) 11th International Conference on, pp.1354-1357, 2011.

B. Beer-ilan, E. Shoham, and . Cindy, RuleBase: Model checking at IBM, Lecture Notes in Computer Science, vol.1254, pp.480-483, 1997.
DOI : 10.1007/3-540-63166-6_53

F. Kathi-kurshan-robert and P. , Verifying vhdl designs with cospan. In : Formal Hardware Verification, pp.206-247, 1997.

G. The and V. , Vis: A system for verification and synthesis, Proceedings of the 8th International Conference on Computer Aided Verification, pp.428-432, 1996.

P. Amir, The temporal semantics of concurrent programs, Proceedings of the International Sympoisum on Semantics of Concurrent Computation

S. Kanna, D. David, L. Hu-alan, and J. , Monitor-based formal specification of pci. In : In Formal Methods in Computer-Aided Design, pp.335-352, 2000.

B. Roderick, G. Stefan, and J. Barbara, Interactive presentation: Automatic hardware synthesis from specifications: a case study, Proceedings of the conference on Design, automation and test in Europe, DATE '07, pp.1188-1193, 2007.

L. Tuomas, H. Keijo, and J. Tommi, Efficient model checking of psl safety properties, Proceedings of the 2010 10th International Conference on Application of Concurrency to System Design, ACSD '10, pp.95-104, 2010.

P. Amir and Z. Aleksandr, Psl model checking and run-time verification via testers, In : FM, pp.573-586, 2006.

C. Kai-hui, T. Ting, . Wei, and . Jong-yeh-yi, A simulation-based temporal assertion checker for psl, Proc. 46th IEEE Intâ ? A ´ Zl Midwest Stmp. on Circuits and Systems

S. Owre and J. M. Rushby, PVS: A prototype verification system, 11th International Conference on Automated Deduction (CADE), pp.748-752, 1992.
DOI : 10.1007/3-540-55602-8_217

S. Owre, J. M. Rushby, and N. Shankar, A tutorial on using PVS for hardware verification, Theorem Provers in Circuit Design (TPCD '94), pp.258-279, 1994.
DOI : 10.1007/3-540-59047-1_53

O. Sam, R. John, and N. Shankar, Pvs: An experience report, Applied Formal Methods?FM-Trends 98, pp.338-345, 1998.

K. Taeho, S. David, and C. Sungdeok, Formal verification of functional properties of an scr-style software requirements specification using PVS, pp.205-220, 2002.

N. Shankar, Verification of real-time systems using PVS, Computer Aided Verification, CAV '93
DOI : 10.1007/3-540-56922-7_23

B. Richard, D. David, and D. Damien, Zenon : An extensible automated theorem prover producing checkable proofs, pp.151-165, 2007.

N. Tobias, P. Lawrence, and C. , Isabelle/HOL ? A Proof Assistant for Higher-Order Logic, LNCS, vol.2283, 2002.

B. Achim and D. W. Burkhart, On theorem prover-based testing. Formal Aspects of Computing, 2012.

J. Ruf, D. Hoffmann, and T. Kropf, Simulation-guided property checking based on multi-valued AR-automata, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001, pp.742-748, 2001.
DOI : 10.1109/DATE.2001.915111

H. Yunwei, A guided simulation methodology for dynamic probabilistic risk assessment of complex systems, 2005.

M. De-paula-flavio and J. Hu-alan, An effective guidance strategy for abstraction-guided simulation, Proceedings of the 44th annual Design Automation Conference, DAC '07, pp.63-68, 2007.

Z. Tao, L. Tao, and L. Xiaowei, An abstraction-guided simulation approach using markov models for microprocessor verification, Proceedings of the Conference on Design, Automation and Test in Europe, DATE '10. 3001, pp.484-489, 2010.

O. Susan and S. G. David, Verifying properties of parallel programs: An axiomatic approach, Commun. ACM, vol.19, issue.5, pp.279-285, 1976.

O. Susan and L. Leslie, Proving liveness properties of concurrent programs, ACM Trans. Program. Lang. Syst, vol.4, pp.455-495, 1982.

E. M. Clarke, E. A. Emerson, and A. P. Sistla, Automatic verification of finite-state concurrent systems using temporal logic specifications, ACM Trans. Program. Lang. Syst, vol.8, pp.2-244, 1986.

A. Biere, A. Cimatti, and E. M. Clarke, Symbolic model checking using SAT procedures instead of BDDs, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), pp.317-320, 1999.
DOI : 10.1109/DAC.1999.781333

E. M. Clarke, 25 years of model checking. chap. The Birth of Model Checking, pp.1-26, 2008.

E. M. Clarke and O. Grumberg, Avoiding the state explosion problem in temporal logic model checking, Proceedings of the sixth annual ACM Symposium on Principles of distributed computing , PODC '87, 1987.
DOI : 10.1145/41840.41865

N. Eén, SAT Based Model Checking, 2005.

Y. Junfeng, T. Paul, E. Dawson, and R. , Using model checking to find serious file system errors, ACM Trans. Comput. Syst, vol.24, pp.4-393, 2006.

P. J. Ramadge and W. M. Wonham, The control of discrete event systems, Proceedings of the IEEE, vol.77, issue.1, pp.1-81, 1989.
DOI : 10.1109/5.21072

D. Emil, G. Alain, and M. Hervé, Multicriteria optimal reconfiguration of fault-tolerant real-time tasks, Workshop on Discrete Event Systems, WODES'10, pp.366-373, 2010.

W. M. Wonham, Supervisory control of discrete-event systems, ECE 1636F, 1637.

K. Akesson, M. Fabian, and H. Flordal, Supremica - An integrated environment for verification, synthesis and simulation of discrete event systems, 2006 8th International Workshop on Discrete Event Systems, pp.384-385, 2006.
DOI : 10.1109/WODES.2006.382401

M. Herve, B. Patricia, and L. Michel, Synthesis of discrete-event controllers based on the signal environment, Discrete Event Dynamic System: Theory and Application, pp.325-346, 2000.

P. Coussy, D. D. Gajski, and M. Meredith, An Introduction to High-Level Synthesis, IEEE Design & Test of Computers, vol.26, issue.4, pp.8-17, 2009.
DOI : 10.1109/MDT.2009.69
URL : https://hal.archives-ouvertes.fr/hal-00447325

A. Eugene, M. Oded, and P. Amir, Symbolic controller synthesis for discrete and timed systems, Hybrid Systems II, LNCS 999, pp.1-20, 1995.

D. Emil, R. Mingming, and P. Laurent, A supervisor implementation approach in discrete controller synthesis, pp.1433-1440, 2008.

E. V. Shrum, Use of RT CORBA in the U.S. Army, Fourth IEEE International Symposium on Object-Oriented Real-Time Distributed Computing. ISORC 2001, pp.268-269, 2001.
DOI : 10.1109/ISORC.2001.922848

S. N. Chau, L. Alkalai, and A. T. Tai, Design of a fault-tolerant COTS-based bus architecture, IEEE Transactions on Reliability, vol.48, issue.4, pp.4-351, 1999.
DOI : 10.1109/24.814517

V. Mark and R. D. John, An architectural approach to building systems from cots software components, Proceedings of the 1997 conference of the Centre for Advanced Studies on Collaborative research, CASCON '97, 1997.

O. Patricia, Cots and open systems, SEI Monographs on the Use of Commercial Software in Goverment Systems, 1998.

M. Maurizio and T. Marco, Definition and classification of cots: A proposal, Proceedings of the First International Conference on COTS-Based Software Systems, ICCBSS '02, pp.165-175, 2002.

A. Edward, A. Sitaraman, and . Murali, Formal specification of cots-based software: a case study, Proceedings of the 1999 symposium on Software reusability, SSR '99, pp.83-91, 1999.

M. A. Fecko, M. Ã. Uyar, and P. D. Amer, A success story of formal description techniques: Estelle specification and test generation for MIL-STD 188-220, Computer Communications, vol.23, issue.12, pp.12-1196, 2000.
DOI : 10.1016/S0140-3664(99)00246-7

S. Budkowski and P. Dembinski, An introduction to Estelle: A specification language for distributed systems, Computer Networks and ISDN Systems, vol.14, issue.1, pp.1-3, 1987.
DOI : 10.1016/0169-7552(87)90084-5

A. Chris, Cots-based systems (cbs) functional density ? a heuristic for better cbs design, Proceedings of the First International Conference on COTS-Based Software Systems, ICCBSS '02, pp.1-9, 2002.

R. Donald, J. , B. Victor, R. Boehm-barry, and W. , COTS-Based systems â ? A ¸ S twelve lessons learned about maintenance

M. Mubarak and A. Vangalur, Specification and verification of trustworthy component-based real-time reactive systems In : Proceedings of the 2007 conference on Specification and verification of component-based systems, 6th Joint Meeting of the European Conference on Software Engineering and the ACM SIGSOFT Symposium on the Foundations of Software Engineering, SAVCBS '07, pp.89-93, 2007.

M. Mubarak and A. Vangalur, A formal approach for the specification and verification of trustworthy component-based systems, J. Syst. Softw, vol.84, pp.77-104, 2011.

E. J. Bouzefrane and S. , Utilisation de l'approche par composants pour la conception d'applications temps réel, (RJCITR 05) Premières Rencontres des Jeunes Chercheurs en Informatique Temps Réel, 2005.

S. Cotard, S. Faucou, and J. Bechennec, A Data Flow Monitoring Service Based on Runtime Verification for AUTOSAR, 2012 IEEE 14th International Conference on High Performance Computing and Communication & 2012 IEEE 9th International Conference on Embedded Software and Systems, pp.1508-1515
DOI : 10.1109/HPCC.2012.220

A. Carlos, The necessary legal approach to cots safety and cots liability in european single market, Proceedings of the 4th international conference on COTS- Based Software Systems, ICCBSS'05, pp.36-42, 2005.

C. L. and C. Kendra, Defining goals in a cots-aware requirements engineering approach: Regular paper, Syst. Eng, vol.7, pp.1-61, 2004.

M. Abdallah, R. Guenther, and E. Armin, Decision support for handling mismatches between COTS products and system requirements, Proceedings of the Sixth International IEEE Conference on Commercial-off-the-Shelf (COTS)-Based Software Systems, pp.63-72, 2007.

M. Abdallah, R. Guenther, and E. Armin, Mismatch handling for COTS selection: a case study, Journal of Software Maintenance and Evolution: Research and Practice, vol.23, pp.145-178, 2011.

L. Arnaud and S. Jeanine, A Trustworthy Assembly of COTS Components, 2006.

X. Fei, Y. Guowu, and S. Xiaoyu, Component-based hardware/software coverification for building trustworthy embedded systems, Journal of Systems and Software, vol.80, pp.5-643, 2007.

H. Salam, D. Emil, and . Eric, A component-based safe design method for train control systems In : Embedded Real Time Software and Systems ERTS, p.3, 2012.

H. Salam, D. Emil, and . Eric, Safe design method of embedded control systems based on cots, Actes de le 2ème Conférence en IngénieriE du Logiciel

S. Beydeda and V. Gruhn, Testing Commercial-off-the-Shelf Components and Systems, 2005.
DOI : 10.1007/b138567

R. Mitchell and J. Mckim, Design by Contract: by example, 2002.

. Geensoft, Controlbuild, innovative environment for designing and validating critical control software applications, 2013.

. Geensoft, Controlbuild, design, simulate & deploy automation & embedded control systems with higher efficiency, 2010.

D. Iulia, O. Iulian, and P. Christian, Safety contracts for timed reactive components, Actes des Cinquiemes journées nationales du Groupement De Recherche CNRS du Génie de la Programmation et du Logiciel, pp.37-49, 2013.

K. L. Mcmillan, Circular Compositional Reasoning about Liveness, Advances in Hardware Design and Verification: IFIP WG10.5 International Conference on Correct Hardware Design and Verification Methods (CHARME 99), volume 1703 of Lecture Notes in Computer Science, pp.342-345, 1999.
DOI : 10.1007/3-540-48153-2_30

H. Thomas, A. , Q. Shaz, R. Sriram, and K. , You assume, we guarantee: Methodology and case studies, pp.440-451, 1998.

D. Borrione, K. Morin-allory, and Y. Oddos, Design Technology for Heterogeneous Embedded Systems, chap. Property-Based Dynamic Verification and Test, 2012.

B. Roderick, G. Stefan, and J. Barbara, Specify, compile, run: Hardware from PSL, Electron. Notes Theor. Comput. Sci, vol.190, pp.4-7, 2007.

P. Jean-françois, E. Dominique, and . Gérard, Combining SysML and formal methods for safety requirements verification, 22nd International Conference on Software & Systems Engineering and their Applications, p.p. CDROM, 2010.

H. Salam, D. Emil, and . Eric, Safe design method of embedded control systems : Case study, 5èmes Journées Doctorales / Journées Nationales MACS Ecole en Modélisation, Analyse et Conduite des Systèmes dynamiques, 2013.