Skip to Main content Skip to Navigation

Technologie d’intégration monolithique des JFET latéraux

Abstract : Silicon carbide (SiC) a semiconductor is as wide band gap, notable for its physical properties located between silicon and diamond. The inherent properties of silicon carbide (SiC) high thermal conductivity, and high breakdown voltage make it a very promising material for high power, high temperature and high-frequency device applications. The thesis focused on the removal of technological barriers to achieve lateral components JFET (Junction Field Effect Transistor) and monolithically integrated in SiC-4H substrates. The objective is to realize an arm of inverter integrated there SIC with two floors command and power. Initially, we started this thesis by a characterization of two lots of components JFET with channels N and P realized during two previous ANR this thesis. In this study, we extracted several positive points, such, the breakdown voltage of the JFET power and monolithic integration of low voltage JFET. But we have also highlighted the need to optimize the structure of components and improve some technological steps, mainly the definition channels by ion implantation, the ohmic contact and deep etching. Extensive to achieve ohmic contact on SiC P type and methods for performing deep etching in SiC studies have been developed. These studies have resulted in a low resistance comparable to the state of the art world contact, having sizes in higher current and therefore a better modulation. For etching, a hard mask to silicon and nickel (NiSi) has enabled us to develop a novel method that allows deep etching of SiC JFETs achieve integrated structures. All these technological improvements allowed us to get new batches of P and N JFET integrated on the same chip components with better performance compared to previous achievements, especially with conduction channels 10 to 100 times important. We also got a modulation current Ids as a function of the voltage Vgs on a large number of JFET significantly increasing the performance compared to previous batches.
Document type :
Complete list of metadata

Cited literature [181 references]  Display  Hide  Download
Contributor : Abes Star :  Contact
Submitted on : Friday, January 31, 2014 - 6:07:42 PM
Last modification on : Monday, September 13, 2021 - 2:44:02 PM
Long-term archiving on: : Sunday, April 9, 2017 - 5:09:52 AM


Version validated by the jury (STAR)


  • HAL Id : tel-00940370, version 1


Farah Laariedh. Technologie d’intégration monolithique des JFET latéraux. Autre. INSA de Lyon, 2013. Français. ⟨NNT : 2013ISAL0031⟩. ⟨tel-00940370⟩



Record views


Files downloads