T. Vamshi-basupalli, S. V. Yuki, A. Rajopadhye, S. Morvan, P. Derrien et al., Polyhedral Analysis for the OpenMP Programmer, Proc. of the 7th international conference on OpenMP in the Petascale era, pp.37-53, 2011.

A. Morvan, S. Derrien, and P. Quinton, Efficient nested loop pipelining in high level synthesis using polyhedral bubble insertion, 2011 International Conference on Field-Programmable Technology, pp.1-10, 2011.
DOI : 10.1109/FPT.2011.6132715

URL : https://hal.archives-ouvertes.fr/hal-00746434

A. Morvan, S. Derrien, and P. Quinton, Polyhedral Bubble Insertion: A Method to Improve Nested Loop Pipelining for High-Level Synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.32, issue.3, pp.339-352, 2013.
DOI : 10.1109/TCAD.2012.2228270

URL : https://hal.archives-ouvertes.fr/hal-00921424

M. B. Taylor, « Is Dark Silicon Useful ? Harnessing the Four Horsemen of the Coming Dark Silicon Apocalypse, Proc. of the 49th Annual Design Automation Conference, DAC'12, pp.1131-1136, 2012.

U. Bondhugula, A. Hartono, J. Ramanujam, and P. Sadayappan, « A Practical Automatic Polyhedral Parallelizer and Locality Optimizer, Proc. of Programming Language Design and Implementation, PLDI'08, pp.101-113, 2008.

S. Lee, T. A. Johnson, and R. Eigenmann, Cetus ??? An Extensible Compiler Infrastructure for Source-to-Source Transformation, Proc. of the 16th International Workshop on Languages and Compilers for Parallel Computing, pp.539-553, 2004.
DOI : 10.1007/978-3-540-24644-2_35

D. J. Quinlan and «. Rose, Compiler Support for Object-Oriented Frameworks, Parallel Processing Letters, pp.215-226, 2000.

P. Boulet and P. Feautrier, Scanning polyhedra without Do-loops, Proceedings. 1998 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.98EX192), pp.4-11, 1998.
DOI : 10.1109/PACT.1998.727127

URL : https://hal.archives-ouvertes.fr/inria-00564990

E. Cairn, Generic Compiler Suite) Source-to-Source Compiler Infrastructure ». En ligne

C. Bastoul and «. Code, Code generation in the polyhedral model is easier than you think, Proceedings. 13th International Conference on Parallel Architecture and Compilation Techniques, 2004. PACT 2004., pp.7-16, 2004.
DOI : 10.1109/PACT.2004.1342537

URL : https://hal.archives-ouvertes.fr/hal-00017260

F. Pedro, . Felzenszwalb, P. Daniel, and . Huttenlocher, « Efficient Belief Propagation for Early Vision, International Journal of Computer Vision, vol.70, issue.1, pp.41-54, 2006.

K. Glenn and . Manacher, Production and Stabilization of Real-Time Task Schedules, Journal of the ACM, vol.14, issue.3, pp.439-465, 1967.

A. and «. Processor, En ligne : http://www.arm.com/products

«. Stmicroelectronics and . Sthorm, STMicroelectronics Many-Core Embedded Systems Architecture ». En ligne : https

A. Floc-'h, Compilation optimisante pour processeurs extensibles, Thèse de doctorat, 2012.
URL : https://hal.archives-ouvertes.fr/tel-00726420

E. Raffin, Déploiement d'applications multimédia sur architecture reconfigurable à gros grain : modélisation avec la programmation par contraintes, Thèse de doctorat, 2011.

G. Venkatesh, J. Sampson, N. Goulding, S. Garcia, V. Bryksin et al., Conservation cores, Conservation Cores : Reducing the Energy of Mature Computations, pp.205-218, 2010.
DOI : 10.1145/1735970.1736044

M. Duranton, D. Black-schaffer, S. Yehia, and . Koen-de-bosschere, Computing Systems : Research Challenges Ahead : The HiPEAC Vision », rap. tech, 2011.

T. Grotker, S. Liao, G. Martin, and S. Swan, System Design with SystemC, 2002.

K. Krishna, G. Singh, and . Agnihotri, System design through MATLAB, Control Toolbox and SIMULINK, 2001.

G. De-micheli-et-rajesh, K. Gupta, and . Hardware, Software Co-Design, IEEE Micro, vol.85, issue.3, pp.349-365, 1997.

J. Teich and «. Hardware, Hardware/Software Codesign: The Past, the Present, and Predicting the Future, Proceedings of the IEEE, pp.1411-1430, 2012.
DOI : 10.1109/JPROC.2011.2182009

R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing et al., The worst-case execution-time problem???overview of methods and survey of tools, ACM Transactions on Embedded Computing Systems, vol.7, issue.3, pp.36-37, 2008.
DOI : 10.1145/1347375.1347389

G. Martin, G. Smith, and . High, High-Level Synthesis: Past, Present, and Future, IEEE Design & Test of Computers, vol.26, issue.4, pp.18-25, 2009.
DOI : 10.1109/MDT.2009.83

P. Coussy and A. Morawiec, High-Level Synthesis : from Algorithm to Digital Circuit, 2008.
DOI : 10.1007/978-1-4020-8588-8

P. Coussy, D. D. Gajski, M. Meredith, and A. Takach, An Introduction to High-Level Synthesis, IEEE Design & Test of Computers, vol.26, issue.4, pp.8-17, 2009.
DOI : 10.1109/MDT.2009.69

URL : https://hal.archives-ouvertes.fr/hal-00447325

A. Orailoglu and D. D. Gajski, « Flow graph representation, Proc. of the 23rd ACM/IEEE Design Automation Conference, pp.503-509, 1986.
DOI : 10.1109/dac.1986.1586135

C. Tseng and D. P. Siewiorek, Automated Synthesis of Data Paths in Digital Systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.5, issue.3, pp.379-395, 1986.
DOI : 10.1109/TCAD.1986.1270207

C. H. Gebotys and M. I. Elmasry, VLSI design synthesis with testability, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988., pp.16-21, 1988.
DOI : 10.1109/DAC.1988.14728

T. L. Adam, K. Mani-chandy, J. R. Dickson, and «. A. , A comparison of list schedules for parallel processing systems, Communications of the ACM, vol.17, issue.12, pp.685-690, 1974.
DOI : 10.1145/361604.361619

G. Pierre, J. P. Paulin, and . Knight, Force-Directed Scheduling for the Behavioral Synthesis of ASICs, IEEE Trans. on CAD of Integrated Circuits and Systems, vol.8, issue.6, pp.661-679, 1989.

K. Kuchcinski and «. Constraints, Constraints-driven scheduling and resource assignment, ACM Transactions on Design Automation of Electronic Systems, vol.8, issue.3, pp.355-383, 2003.
DOI : 10.1145/785411.785416

N. Moreano, E. Borin, C. Cid, G. De-souza, and . Araujo, Efficient datapath merging for partially reconfigurable architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.24, issue.7, pp.969-980, 2005.
DOI : 10.1109/TCAD.2005.850844

C. Wolinski and K. Kuchcinski, Erwan Raffin et François Charot, « Architecture-Driven Synthesis of Reconfigurable Cells, Proc. of the 12th Euromicro Conference on Digital System Design, Architectures, pp.531-538, 2009.

M. Rim, R. Jain, and R. Leone, Optimal allocation and binding in high-level synthesis, [1992] Proceedings 29th ACM/IEEE Design Automation Conference, pp.120-123, 1992.
DOI : 10.1109/DAC.1992.227850

S. Sinha, U. Dhawan, S. Lam, and T. Srikanthan, A Novel Binding Algorithm to Reduce Critical Path Delay During High Level Synthesis, 2011 IEEE Computer Society Annual Symposium on VLSI, pp.278-283, 2011.
DOI : 10.1109/ISVLSI.2011.18

D. F. Bacon, S. L. Graham, and O. J. Sharp, Compiler transformations for high-performance computing, ACM Computing Surveys, vol.26, issue.4, pp.345-420, 1994.
DOI : 10.1145/197405.197406

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

. Florent-de-dinechin, Multiplication by Rational Constants, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.59, issue.2, pp.98-102
DOI : 10.1109/TCSII.2011.2177706

J. Muller and A. Tisserand, Benoît de Dinechin et Christophe Monat, « Division by Constant for the ST100 DSP Microprocessor, Proc. 17th Symposium on Computer Arithmetic, ARITH'05, pp.124-130, 2005.

M. Martonosi, A. Gupta, and T. E. Anderson, Tuning memory performance of sequential and parallel programs, Computer, vol.28, issue.4, pp.32-40, 1995.
DOI : 10.1109/2.375175

P. Li, Y. Wang, P. Zhang, G. Luo, T. Wang et al., Memory partitioning and scheduling co-optimization in behavioral synthesis, Proceedings of the International Conference on Computer-Aided Design, ICCAD '12, pp.488-495, 2012.
DOI : 10.1145/2429384.2429484

C. Alias, A. Darte, and A. Plesco, Optimizing DDR-SDRAM communications at C-level for automatically-generated hardware accelerators an experience with the Altera C2H HLS tool, ASAP 2010, 21st IEEE International Conference on Application-specific Systems, Architectures and Processors, pp.329-332, 2010.
DOI : 10.1109/ASAP.2010.5540967

URL : https://hal.archives-ouvertes.fr/inria-00482035

S. Bayliss and G. A. Constantinides, Application Specific Memory Access, Reuse and Reordering for SDRAM, Proc. of the 7th International Conference on Reconfigurable Computing : Architectures, Tools and Applications, pp.41-52, 2011.
DOI : 10.1007/978-3-642-19475-7_6

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

D. Menard and R. Serizel, Accuracy Constraint Determination in Fixed-Point System Design, EURASIP Journal on Embedded Systems, vol.67, issue.5, pp.1-112, 2008.
DOI : 10.1109/93.388209

URL : https://hal.archives-ouvertes.fr/inria-00459254

É. Martin, O. Sentieys, H. Dubois, J. Philippe, and «. Gaut, GAUT: An architectural synthesis tool for dedicated signal processors, Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference, pp.14-19, 1993.
DOI : 10.1109/EURDAC.1993.410610

M. Graphics, Catapult C Synthesis user's and Reference Manual, 2010.

«. C. Cadence, -to-Silicon High-Level Synthesis Tool ». En ligne : http://www.cadence.com/ products/sd/silicon_compiler

A. Canis, J. Choi, M. Aldham, V. Zhang, A. Kammoona et al., High-Level Synthesis for FPGA-Based Processor/Accelerator Systems, Proc. of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pp.33-36, 2011.

C. Bastoul, A. Cohen, S. Girbal, S. Sharma, and O. Temam, Putting Polyhedral Loop Transformations to Work, Proc. of the 16th International Workshop on Languages and Compilers for Parallel Computing, pp.209-225, 2004.
DOI : 10.1007/978-3-540-24644-2_14

URL : https://hal.archives-ouvertes.fr/inria-00071681

T. Grosser, H. Zheng, R. Aloor, and A. Simbürger, Armin Grösslinger et Louis-Noël Pouchet, « Polly -Polyhedral optimization in LLVM, Proc. of the 1st International Workshop on Polyhedral Compilation Techniques, 2011.

C. Ancourt and F. Irigoin, Scanning polyhedra with DO loops, ACM SIGPLAN Notices, vol.26, issue.7, pp.39-50, 1991.
DOI : 10.1145/109626.109631

URL : https://hal.archives-ouvertes.fr/hal-00752774

F. Quilleré, V. Sanjay, . Rajopadhye, K. Doran, and . Wilde, « Generation of Efficient Nested Loops from Polyhedra, International Journal of Parallel Programming, vol.28, issue.5, pp.469-498, 2000.
DOI : 10.1023/A:1007554627716

P. Feautrier and «. Dataflow, Dataflow analysis of array and scalar references, International Journal of Parallel Programming, vol.24, issue.4, pp.23-53, 1991.
DOI : 10.1007/BF01407931

N. Vasilache, C. Bastoul, A. Cohen, and S. Girbal, Violated dependence analysis, Proceedings of the 20th annual international conference on Supercomputing , ICS '06, pp.335-344, 2006.
DOI : 10.1145/1183401.1183448

URL : https://hal.archives-ouvertes.fr/hal-01257290

S. Verdoolaege and «. Isl, isl: An Integer Set Library for the Polyhedral Model, Proc. of the 3rd International Congress on Mathematical Software, ICMS'10, pp.299-302, 2010.
DOI : 10.1007/978-3-642-15582-6_49

P. Feautrier and «. , Some efficient solutions to the affine scheduling problem. Part II. Multidimensional time, International Journal of Parallel Programming, vol.2, issue.4, pp.389-420, 1992.
DOI : 10.1007/BF01379404

C. Bastoul, Improving Data Locality in Static Control Programs, Thèse de doctorat, 2004.

J. Collard, D. Barthou, and P. Feautrier, « Fuzzy Array Dataflow Analysis, Proc of the 5th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP'95, pp.92-101, 1995.
DOI : 10.1145/209936.209947

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

D. Barthou, Array Dataflow Analysis in Presence of Non-affine Constraints, Thèse de doctorat, 1998.
URL : https://hal.archives-ouvertes.fr/tel-00277799

M. Benabderrahmane, L. Pouchet, A. Cohen, and C. Bastoul, The Polyhedral Model Is More Widely Applicable Than You Think, Proc. of the 19th joint European conference on Theory and Practice of Software, international conference on Compiler Construction, ETAPS'10/CC'10, pp.283-303, 2010.
DOI : 10.1007/978-3-642-11970-5_16

URL : https://hal.archives-ouvertes.fr/inria-00551087

C. Alias, F. Baray, A. Darte, and «. Bee+cl@k, An Implementation of Lattice-Based Memory Reuse in the Source-to-Source Translator ROSE, Proc. of the 2007 ACM SIGPLAN/SIGBED conference on Languages, Compilers, and Tools for Embedded Systems, LCTES'07, pp.73-82, 2007.

C. Alias, F. Baray, and A. Darte, « Lattice-Based Array Contraction : From Theory to Practice », rap. tech, pp.2007-2051, 2007.

C. Mauras, P. Quinton, and V. Sanjay, Rajopadhye et Yannick Saouter, « Scheduling Affine Parameterized Recurrences by means of Variable Dependent Timing Functions », rap. tech. RR-1204, 1990.

P. Feautrier and «. , Some efficient solutions to the affine scheduling problem. I. One-dimensional time, International Journal of Parallel Programming, vol.40, issue.6, pp.313-347, 1992.
DOI : 10.1007/BF01407835

P. Quinton, Automatic Synthesis of Systolic Arrays from Uniform Recurrent Equations, Proc. of the 11th annual International Symposium on Computer Architecture, ISCA'84, pp.208-214, 1984.

P. Quinton and V. Van-dongen, The mapping of linear recurrence equations on regular arrays, Journal of VLSI signal processing systems for signal, image and video technology, vol.88, issue.1, pp.95-113, 1989.
DOI : 10.1007/BF02477176

URL : https://hal.archives-ouvertes.fr/inria-00075466

V. Sanjay, S. Rajopadhye, R. M. Purushothaman, and . Fujimoto, « On Synthesizing Systolic Arrays from Recurrence Equations with Linear Dependencies, Proc. of the 6th conference on Foundations of Software Technology and Theoretical Computer Science, pp.488-503, 1986.

V. Sanjay and . Rajopadhye, Synthesis, Optimization and Verification of Systolic Architectures, Thèse de doctorat, 1986.

V. Hervé-le, « A note on Chernikova's Algorithm », rap. tech. RR-1662, 1992.

R. M. Karp, R. E. Miller, and . Winograd, The Organization of Computations for Uniform Recurrence Equations, Journal of the ACM, vol.14, issue.3, pp.563-590, 1967.
DOI : 10.1145/321406.321418

C. Mauras, Alpha : un langage équationnel pour la conception et la programmation d'architectures parallèles synchrones, Thèse de doctorat, 1989.

T. Yuki, G. Gupta, D. Kim, T. Pathan, V. Sanjay et al., AlphaZ: A System for Design Space Exploration in the Polyhedral Model, Proc. of the 25th International Workshop on Languages and Compilers for Parallel Computing, 2012.
DOI : 10.1007/978-3-642-37658-0_2

P. Quinton and Y. Robert, Systolic algorithms and architectures, 1991.

M. Bednara and J. Teich, Automatic Synthesis of FPGA Processor Arrays from Loop Algorithms, The Journal of Supercomputing, vol.26, issue.2, pp.149-165, 2003.
DOI : 10.1023/A:1024447517501

A. Guillou, P. Quinton, and T. Risset, Hardware synthesis for multi-dimensional time, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003, pp.40-50, 2003.
DOI : 10.1109/ASAP.2003.1212828

Y. Wong and J. Delosme, Space-optimal linear processor allocation for systolic arrays synthesis, Proceedings Sixth International Parallel Processing Symposium, pp.275-282, 1992.
DOI : 10.1109/IPPS.1992.223033

A. Turjan, Compaan -a Process Network Parallelizing Compiler, 2008.

C. Zissulescu, T. Stefanov, B. Kienhuis, E. Deprettere, and . Laura, Laura: Leiden Architecture Research and Exploration Tool, 13th International Conference on Field Programmable Logic and Application, pp.911-920, 2003.
DOI : 10.1007/978-3-540-45234-8_88

A. Turjan, B. Kienhuis, and E. Deprettere, Classifying interprocess communication in process network representation of nested-loop programs, ACM Transactions on Embedded Computing Systems, vol.6, issue.2, pp.1-129, 2007.
DOI : 10.1145/1234675.1234680

S. Verdoolaege, R. Seghir, K. Beyls, V. Loechner, and M. Bruynooghe, Counting Integer Points in Parametric Polytopes Using Barvinok's Rational Functions, Algorithmica, vol.48, issue.1, pp.37-66, 2007.
DOI : 10.1007/s00453-006-1231-0

P. Clauss, F. J. Fernández, D. Garbervetsky, and S. Verdoolaege, Symbolic Polynomial Maximization Over Convex Sets and Its Application to Memory Requirement Estimation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.17, issue.8, pp.983-996, 2009.
DOI : 10.1109/TVLSI.2008.2002049

URL : https://hal.archives-ouvertes.fr/inria-00504617

A. Plesco, Program Transformations and Memory Architecture Optimizations for High-Level Synthesis of Hardware Accelerators, Thèse de doctorat, 2010.
URL : https://hal.archives-ouvertes.fr/tel-00544349

K. Doran and . Wilde, « A Library for Doing Polyhedral Operations », rap. tech. 2157, Irisa, déc, 1993.

G. David and . Wonnacott, « A Retrospective of the Omega Project », rap. tech. HC-CS-TR- 2010-01, 2010.

U. Bondhugula and «. , Automatic Distributed-Memory Parallelization and Code Generation using the Polyhedral Framework », rap. tech. ISc-CSA-TR-2011-3, Indian Institute of Science, sept, 2011.

W. Pugh and D. G. Wonnacott, Going beyond integer programming with the Omega test to eliminate false data dependences, IEEE Transactions on Parallel and Distributed Systems, vol.6, issue.2, pp.204-211, 1995.
DOI : 10.1109/71.342135

H. Devos, K. Beyls, M. C. Campenhout, E. H. Hollander, and D. Stroobandt, Finding and Applying Loop Transformations for Generating Optimized FPGA Implementations, Trans. on High-Performance Embedded Architectures and Compilers I Lecture Notes in Comptuer Science, pp.159-178, 2007.
DOI : 10.1109/76.974679

S. Derrien, S. V. Rajopadhye, P. Quinton, and T. Risset, In High- Level Synthesis : From Algorithm to Digital Circuit , chap. High-Level Synthesis of Loops Using the Polyhedral Model, 2008.

T. Yuki, Beyond Shared Memory Loop Parallelism in the Polyhedral Model, Thèse de doctorat

M. Graphics, C. Algorithmic, and . Datatypes, En ligne, 2009.

H. Rong, Z. Tang, R. Govindarajan, A. Douillet, R. Guang et al., Single-dimension software pipelining for multidimensional loops, ACM Transactions on Architecture and Code Optimization, vol.4, issue.1, pp.1-712, 2007.
DOI : 10.1145/1216544.1216550

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

S. Derrien and V. Sanjay, Rajopadhye et Susmita Sur Kolay, « Combined Instruction and Loop Parallelism in Array Synthesis for FPGAs, Proc. of the 14th International Symposium on Systems Synthesis, ISSS'01, pp.165-170, 2001.

J. Teich, L. Thiele, and L. Z. Zhang, « Partitioning Processor Arrays under Resource Constraints, The Journal of VLSI Signal Processing, vol.17, issue.1, pp.5-20, 1997.
DOI : 10.1023/A:1007935215591

B. Ylvisaker, C. Ebeling, and S. Hauck, « Enhanced Loop Flattening for Software Pipelining of Arbitrary Loop Nests », rap. tech, 2010.

C. Alias, B. Pasca, and A. Plesco, Automatic Generation of FPGA-Specific Pipelined Accelerators, Proc. of the 7th International Conference on Reconfigurable Computing : Architectures, Tools and Applications, pp.53-66, 2011.
DOI : 10.1007/978-3-642-19475-7_7

URL : https://hal.archives-ouvertes.fr/ensl-00549682

C. Zissulescu, B. Kienhuis, and E. Deprettere, Increasing Pipelined IP Core Utilization in Process Networks Using Exploration, Increasing Pipelined IP Core Utilization in Process Networks Using Exploration Proc. of the 14th International Conference on Field Programmable Logic and Application, pp.690-699, 2004.
DOI : 10.1007/978-3-540-30117-2_70

M. S. Lam, An Effective Scheduling Technique for VLIW Machines, Proc. of the ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI'88, pp.318-328, 1988.
DOI : 10.1145/960116.54022

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

M. Fellahi and A. Cohen, Software Pipelining in Nested Loops with Prolog-Epilog Merging, Proc. of the International Conference High Performance Embedded Architectures and Compilers, pp.80-94, 2009.
DOI : 10.1007/978-3-540-92990-1_8

URL : https://hal.archives-ouvertes.fr/inria-00445489

S. Michael, B. Schlansker, «. Ramakrishna-rau, and . Epic, Explicitly Parallel Instruction Computing, Computer, vol.33, issue.2, pp.37-45, 2000.

H. Sharangpani and K. Arora, Itanium processor microarchitecture, Itanium Processor Microarchitecture, pp.24-43, 2000.
DOI : 10.1109/40.877948

C. Bastoul and P. Feautrier, ADJUSTING A PROGRAM TRANSFORMATION FOR LEGALITY, Parallel Processing Letters, pp.3-17, 2005.
DOI : 10.1142/S0129626405002027

J. Naud, D. Ménard, G. Caffarena, and O. Sentieys, A Discrete Model for Correlation Between Quantization Noises, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.59, issue.11, pp.800-804, 2012.
DOI : 10.1109/TCSII.2012.2222838

URL : https://hal.archives-ouvertes.fr/hal-00743413

X. Chenglong, Custom Operator Identification for High-level Synthesis, Thèse de doctorat, 2012.

F. Irigoin, P. Jouvelot, and R. Triolet, Semantical interprocedural parallelization : An overview of the PIPS project, Proc. of the 5th International Conference on Supercomputing, ICS'91, pp.244-251, 1991.
URL : https://hal.archives-ouvertes.fr/hal-00984684

D. Steinberg, F. Budinsky, M. Paternostro, and E. Merks, EMF : Eclipse Modeling Framework 2.0, 2009.

A. Floc-'h, T. Yuki, C. Guy, S. Derrien, . Benoit-combemale et al., « Model-Driven Engineering and Optimizing Compilers : A bridge too far ?, Proc. of the 14th International Conference on Model Driven Engineering Languages and Systems, pp.608-622, 2011.

M. Fowler and U. Distilled, A Brief Guide to the Standard Object Modeling Language, 2003.

D. Kim, Parameterized and Multi-level Tiled Loop Generation, Thèse de doctorat, 2010.

A. Hartono, J. Muthu-manikandan-baskaran, P. Ramanujam, . Sadayappan, and . Dyntile, DynTile: Parametric tiled loop generation for parallel execution on multicore processors, 2010 IEEE International Symposium on Parallel & Distributed Processing (IPDPS), pp.1-12, 2010.
DOI : 10.1109/IPDPS.2010.5470459

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

G. Kiczales, J. Lamping, A. Mendhekar, C. Maeda, C. Lopes et al., Aspect-oriented programming, Aspect-Oriented Programming Object-Oriented Programming, pp.220-242, 1997.
DOI : 10.1007/BFb0053381

M. P. João, T. Cardoso, . Carvalho, G. F. José, W. Coutinho et al., An Aspect-Oriented Programming Language for Embedded Systems, Proc. of the 11th annual International Conference on Aspect-Oriented Software Development, AOSD'12, pp.179-190, 2012.

L. John, D. A. Hennessy, and . Patterson, Computer Architecture -A Quantitative Approach, 2012.

A. Kugler and «. Imem, An Intelligent Memory for Bump-and Reflection-Mapping, Proc. of the ACM SIGGRAPH/EUROGRAPHICS Workshop on Graphics Hardware, HWWS'98, p.113, 1998.

A. Rahman and R. Reif, System-level performance evaluation of three-dimensional integrated circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.8, issue.6, pp.671-678, 2000.
DOI : 10.1109/92.902261