Very Fast Transmission Line Pulsing of Integrated structures and the Charge Device Model, IEEE transactions, vol.21, issue.4, pp.278-285, 1998. ,
Relations between system level ESD and (vf-?)TLP, Electrical Overstress/Electrostatic Discharge Symposium, pp.136-143, 2006. ,
La foudre: Nature-?Histoire-?Risques et Protection, 2004. ,
ESD On-?Chip Protection in Advanced CMOS technologies, In EOS/ESD symposium, 2001. ,
Electrostatic Discharge in Semiconductor Devices: An Overview. Revue de physique appliquée, Feb, vol.86, issue.2, pp.399-418, 1998. ,
Characterisation of electrostatic discharges from insulating surfaces, Journal of Electrostatics, vol.51, issue.52, pp.374-380, 2001. ,
DOI : 10.1016/S0304-3886(01)00104-8
Electrostatic discharge characteristics for the human body and circuit packs, Journal of Electrostatics, vol.59, issue.3-4, pp.285-300, 2003. ,
DOI : 10.1016/S0304-3886(03)00090-1
Quasi-static analysis of electrostatic discharge (ESD) and the human body using a capacitance model, Journal of Electrostatics, vol.35, issue.4, pp.349-371, 1995. ,
DOI : 10.1016/0304-3886(95)00026-7
Electrical breakdown of gases, J. D. Craggs. Oxford, 1953. ,
82 tables. 60s Available from: www.itrs.net. 16. Amerasekera A DC. Impact of technology scaling on ESD robustness and protection circuit design, Proceedings of the Electrical Overstress/Electrostatic Discharge Symposium, pp.282-283, 1953. ,
ESD: a pervasive reliability concern for IC technologies, Proceedings of the IEEE, vol.81, issue.5, pp.690-702, 1993. ,
DOI : 10.1109/5.220901
Extent and cost of EOS/ESD damage in an IC manufacturing process, In EOS/ESD symposium, pp.49-55, 1993. ,
An overview of standards concerning unwanted electrostatic discharges, Journal of Electrostatics, vol.67, pp.445-452, 2009. ,
ESD test methods on integrated circuits:an overview, International Conference on Electronics, Circuits and Systems (ICECS), pp.1011-1014, 2001. ,
Reliability methods and standards. Microelectronics Reliability, 2007. ,
Transmission Line pulsing technique for circuits modelling of ESD phenomena, Electrical Overstress/Electrostatic Discharge Symposium, pp.49-55, 1985. ,
CDM ESD failure modes and VFTLP testing for protection evaluation, 9th International Conference on Solid-?State and Integrated-?Circuit Technology ESD in Silicon integrated circuits, 2002. ,
Real HBM and MM waveform parameters, Journal of Electrostatics, vol.62, issue.2-3, pp.195-209, 2004. ,
DOI : 10.1016/j.elstat.2004.04.001
Gate oxide failures due to anomalous stress from HBM ESD testers, Proceedings of the EOS/ESD symposium, pp.132-140, 2004. ,
Charged Device Model Electrostatic Discharge Test, 2001. ,
Charged device model (CDM) metrology: limitations and problems, Proceedings Electrical Overstress/Electrostatic Discharge Symposium, pp.167-179, 1996. ,
DOI : 10.1109/EOSESD.1996.865139
Influence of tester, test method, and device type on CDM ESD testing. Components, Packaging, and Manufacturing Technology, Part A, IEEE Transactions, vol.18, issue.2, pp.284-294, 1995. ,
Charged Device Model (CDM) ESD in ICs, Physics, Modeling, and circuit simulation, 2005. ,
Transient voltage overshoot in TLP testing ? Real or artifact? Microelectronics Reliability, pp.26-2714, 2007. ,
A Comparison of Threshold Damage Process in Thick Field Protection Devices Following Square Pulse and Human Body Model Injection A comparison of threshold damage process in thick field protection devices following square pulse and human body model injection, EOS/ESD Symposium Proceedings; 1988. 39. Y. Fu MB EOS/ESD symposium proceedings, 1988. ,
A Method for Determining a Transmission Line Pulse Shape that Produces Equivalent Results to Human Body Model Testing Methods Integration of TLP analysis for ESD troubleshooting, EOS/ESD Symposium Proceedings; 2000. 41. L-?M T EOS/ESD symposium Proceedings, pp.445-452, 2001. ,
A low-?voltage triggering SCR for on-?chip ESD protection at output and input pads. Electron Device Letters, IEEE, vol.12, issue.1, pp.21-22, 1991. ,
Comparison of ultra-thin gate oxide ESD protection capability of silicided and silicide-blocked MOSFETS, 2004 IEEE International Reliability Physics Symposium. Proceedings, pp.609-610, 2004. ,
DOI : 10.1109/RELPHY.2004.1315413
Using an SCR as ESD protection without latch-up danger, Microelectronics Reliability, vol.37, issue.10-11, pp.1457-1460, 1997. ,
DOI : 10.1016/S0026-2714(97)00086-3
How to safely apply the LVTSCR for CMOS whole-chip ESD protection without being accidentally triggered on, EOS/ESD Symposium, pp.72-85, 1998. ,
DOI : 10.1016/S0304-3886(99)00037-6
ESD: Standards, threats and system hardness fallacies, Electrical Overstress/Electrostatic Discharge Symposium, pp.178-185, 2002. ,
Simulation and physics of charged board model for ESD, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD), 2007. ,
DOI : 10.1109/EOSESD.2007.4401769
49. ESD Open Forum-? Cable Discharge Events (PART I). [Online]. Available from, 2010. ,
1-?8. 51. G. Linn MWLCKCS. Hardware Requirements for LIN,CAN and FlexRay Interfaces in Automotive Applications 52. Level AS6 Electrostatic Discharge Sensitivity Testing -? Human Metal Model (HMM). In ; 2009. 53. C. Schanze GLMWLCBK. Hardware Requirements for LIN, CAN and FlexRay Interfaces in Automotive Applications 54. 10605 IS. Road vehicles -?-? Test methods for electrical disturbances from electrostatic discharge In International Organization for Standardization White Paper 3: System Level ESD Part I: Common misconceptions and recommended basic approaches, 55. F D1r. Environmental Conditions and Test Procedures for Airborne Equipment. In ; 2007. 56. Levels ICoET ; 2010. 57. Levels ICoET. White Paper 3: System Level ESD Part I: Common Misconceptions and Recommended Basic Approaches. ; 2010. 58. S. Thijs MSDLCRWSSSGG. System to Component Level correlation Factor IEW; 2010; Tutzing, Germany. 59. W. Stadler TBRGaHG. Do ESD fails in systems correlate with IC ESD robustness? In Microelectronics Reliability, pp.1079-1085, 2008. ,
The PCB level ESD immunity study by using 3 dimension ESD scan system. Electromagnetic Compatibility, pp.343-348, 2004. ,
Circuit and Numerical Modeling of Electrostatic Discharge Generators Industry Applications Simulation and measurement of ESD test for electronics devices, Thèse de doctorat en chinois, pp.1350-1357, 2003. ,
Extend and cost of EOS/ESD damage in an IC manufacturing process, Electrical Overstress/Electrostatic Discharge Symposium, pp.49-55, 1993. ,
Numerical modeling of electrostatic discharge generators, Electromagnetic Compatibility Electromagnetic Compatibility, 2003. ,
Tutorial in Design and application of VF-?TLP and CC-?TLP Systems Targeted for CDM, EOS/ESD symposium Reno, 2010. ,
Delivering IEC 61000-?4-?2 current pulses through transmission lines at 100 and 330 ohm system impedances, Electrical Overstress/Electrostatic Discharge Symposium, pp.132-141, 2008. ,
High speed electrical performance comparison between bump with RDL and wire bond technologies, Proceedings of the 4th International Symposium on Electronic Materials and Packaging, pp.83-88, 2002. ,
Building-up of system level ESD modeling: Impact of a decoupling capacitance on ESD propagation, Microelectronics Reliability, vol.53, issue.2, pp.1-10, 2010. ,
DOI : 10.1016/j.microrel.2012.04.012
Transient voltage overshoot in TLP testing -? Real or artifact? Microelectronics Reliability, pp.1016-1024, 2007. ,
Characterization of Total Safe Operating Area of Lateral DMOS Transistors, EMC Europe, 2006. ,
DOI : 10.1109/TDMR.2006.882212
Impact of the power supply on the ESD system level robustness, Proceedings of EOS/ESD Symposium, pp.1-8, 2010. ,
Marise Bafleur, Impact of the power supply on the ESD system level robustness, Anadef, 2010. ,
Journées de l'école doctorale GEET, Mars 2011, XDIEC1.lt.E[b1]) IN(XTTT.E[vscr].FLOW) ID(M0) Min=- 7.0699025e-01 Max=4.6297715e+00 .Trace Tran V(N1) Min=-1.0603846e+00 Max=1.0090740e+01 .Trace Tran IN(XDIEC1.lt.E[b1].FLOW) ID(M0) IN(XD1.G[b1].FLOW) ,