Skip to Main content Skip to Navigation

Génération de séquences de test pour l'accélération d'assertions

Abstract : With the increasing complexity of SoC, the verification process becomes a task more crucial at all levels of the design cycle, and monopolize a large share of development time. In this context, the assertion-based verification (ABV) has gained considerable popularity in recent years. This is to specify the behavior of the system through logico-temporal properties and check these properties by semiformal or formal methods. Specification languages such as PSL or SVA (IEEE) are commonly used to express these properties. Static verification techniques (model checking) or dynamic (during simulation) can be implemented. We are placed in the context of dynamic verification. Our assertions are expressed in PSL or SVA, and synthesizable descriptions VHDL or Verilog hardware surveillance monitors can be produced (Horus tool). These components can be used for design (simulation and/or emulation for circuit debug and validation) or as embedded components for monitoring the behavior of critical systems. For analysis in the design phase, either in simulation or emulation, the problem of generating test sequences arises. In effect, sequences of randomly generated test can lead to a low coverage conditions of activation monitors and, therefore, may be indicative of little satisfaction assertions. The methods of generation of test sequences under constraints do not provide real solution because the constraints can not be linked to temporal conditions. New methods must be specified and implemented, this's what we propose to study in this thesis.
Complete list of metadatas

Cited literature [29 references]  Display  Hide  Download
Contributor : Abes Star :  Contact
Submitted on : Tuesday, July 30, 2013 - 12:07:38 PM
Last modification on : Thursday, March 26, 2020 - 9:30:05 AM
Document(s) archivé(s) le : Thursday, October 31, 2013 - 4:15:41 AM


Version validated by the jury (STAR)


  • HAL Id : tel-00838669, version 2




Laila Damri. Génération de séquences de test pour l'accélération d'assertions. Autre. Université de Grenoble, 2012. Français. ⟨NNT : 2012GRENT065⟩. ⟨tel-00838669v2⟩



Record views


Files downloads