D. M. Aggarwal, ]. Lewis, D. M. Aggarwal, and . Lewis, Routing architectures for hierarchical field programmable gate arrays, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp.475-478, 1994.
DOI : 10.1109/ICCD.1994.331954

[. A. Kahng, S. B. Reda-]-a, S. Kahng, and . Reda, Intrinsic shortest path length: a new, accurate a priori wirelength estimator, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005., pp.173-180, 2005.
DOI : 10.1109/ICCAD.2005.1560059

[. A. Dehon and ]. Dehon, Reconfigurable Architectures for General Purpose Computing, 1996.

[. A. Dehon, Balancing interconnect and computation in a reconfigurable computing array (or, why you don't really want 100% LUT utilization), Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays , FPGA '99, 1999.
DOI : 10.1145/296399.296431

[. A. Dehon and ]. Dehon, Rent's rule based switching requirements, Proceedings of the 2001 international workshop on System-level interconnect prediction , SLIP '01, 2001.
DOI : 10.1145/368640.368870

[. A. Dunlop, B. Kernighan, ]. A. Dunlop, and B. Kernighan, A Procedure for Placement of Standard-Cell VLSI Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.4, issue.1, pp.92-98, 1985.
DOI : 10.1109/TCAD.1985.1270101

[. A. Greiner, F. Pecheux, ]. A. Greiner, and F. Pecheux, ALLIANCE, The Journal of the American Dental Association, vol.128, issue.6, 1992.
DOI : 10.14219/jada.archive.1997.0272

URL : https://hal.archives-ouvertes.fr/hal-01295100

[. A. Marquart, Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays , FPGA '99, pp.37-46, 1999.
DOI : 10.1145/296399.296426

[. A. Pandit and A. Akoglu, Net Length based Routability Driven Packing, 2007 International Conference on Field-Programmable Technology, pp.225-232, 2007.
DOI : 10.1109/FPT.2007.4439253

[. A. Sharma, Architecture-adaptive routability-driven placement for FPGAs, International Conference on Field Programmable Logic and Applications, 2005., pp.427-432, 2005.
DOI : 10.1109/FPL.2005.1515759

[. A. Bibliography, M. Singh, ]. A. Marek-sadowska, M. Singh, and . Marek-sadowska, Efficient Circuit Clustering for Area and Power Reduction in FPGAs, International Symposium on Field Programmable Gate Arrays, pp.59-66, 2002.

[. B. Kernighan, S. Lin-]-b, S. Kernighan, and . Lin, An Efficient Heuristic Procedure for Partitioning Graphs, Bell System Technical Journal, vol.49, issue.2, pp.291-307, 1970.
DOI : 10.1002/j.1538-7305.1970.tb01770.x

[. B. Landman, R. Russo-]-b, R. Landman, and . Russo, On Pin Versus Block Relationship for Partition of Logic Circuits, IEEE Transactions on Computers, vol.20, pp.1469-1479, 1971.

[. C. Alpert, Faster Minimization of Linear Wirelength for Global Placement, ACM Symposium on Physical Design, pp.4-11, 1997.

[. C. Leiserson, Fat-trees: Universal networks for hardware-efficient supercomputing, IEEE Transactions on Computers, vol.34, issue.10, pp.34892-901, 1985.
DOI : 10.1109/TC.1985.6312192

M. Fiduccia, R. M. Mattheyeses-]-c, R. M. Fiduccia, and . Mattheyeses, A Linear-time Heuristic for Improving Network Partitions, Design Automation Conference, pp.175-181, 1982.

[. C. Sechen and A. Sangiovanni-vincentelli, The TimberWolf placement and routing package, IEEE Journal of Solid-State Circuits, vol.20, issue.2, pp.510-522, 1985.
DOI : 10.1109/JSSC.1985.1052337

[. C. Thompson-]-c and . Thompson, Area-time complexity for VLSI, Proceedings of the eleventh annual ACM symposium on Theory of computing , STOC '79, pp.81-88, 1979.
DOI : 10.1145/800135.804401

[. D. Papa, I. L. Markov, I. L. Papa, and . Markov, Hypergraph Partitioning and Clustering
DOI : 10.1201/9781420010749.ch61

[. D. Huang, A. Kahng, ]. D. Huang, and A. Kahng, When clusters meet partitions: new density-based methods for circuit decomposition, Proceedings the European Design and Test Conference. ED&TC 1995, pp.60-64, 1995.
DOI : 10.1109/EDTC.1995.470419

[. D. Huang, A. Kahng, ]. D. Huang, and A. Kahng, Partitioning-based standard-cell global placement with an exact objective, Proceedings of the 1997 international symposium on Physical design , ISPD '97, pp.18-25, 1997.
DOI : 10.1145/267665.267674

[. D. Welsh, M. B. Powell-]-d, M. B. Welsh, and . Powell, An upper bound for the chromatic number of a graph and its application to timetabling problems, The Computer Journal, vol.10, issue.1, pp.85-86, 1967.
DOI : 10.1093/comjnl/10.1.85

[. D. Lewis, The Stratix II logic and routing architecture, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays , FPGA '05, pp.14-20, 2005.
DOI : 10.1145/1046192.1046195

[. E. Ahmed, J. Rose, ]. Ahmed, and J. Rose, The Effect of LUT and Cluster Size on Deep-submicron FPGA Performance and Density, Proceedings of the International Symposium on Field Programmable Gate Arrays, pp.3-12, 2000.

[. E. Bozorgzadeh, ROUTABILITY-DRIVEN PACKING: METRICS AND ALGORITHMS FOR CLUSTER-BASED FPGAs, Journal of Circuits, Systems and Computers, vol.13, issue.01, pp.77-100, 2004.
DOI : 10.1142/S0218126604001222

[. E. Lee, Interconnect Driver Design for Long Wires in Field-Programmable Gate Arrays, IEEE International Conference on Field Programmable Technology, pp.1-8, 2006.

[. F. Aarts, Statistical Cooling: A General Approach to Combinatorial Optimization Problems, pp.193-226, 1985.

[. F. Li, Power Modeling and Characteristics of Field Programmable Gate Arrays, IEEE Transactions on Computer Aided Design, issue.11, p.24, 2005.

[. G. Karypis, Multilevel hypergraph partitioning, Proceedings of the 34th annual conference on Design automation conference , DAC '97, pp.526-529, 1997.
DOI : 10.1145/266021.266273

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.401.8387

[. G. Lemieux, D. Lewis-]-g, D. Lemieux, and . Lewis, Analytical Framework for Switch Block Design, International Conference on Field-Programmable Logic (FPL), pp.122-131, 2002.
DOI : 10.1007/3-540-46117-5_14

[. G. Sigl, Analytical placement, Proceedings of the 28th conference on ACM/IEEE design automation conference , DAC '91, pp.427-432, 1991.
DOI : 10.1145/127601.127707

[. I. Kuon, J. Rose, ]. Kuon, and J. Rose, Measuring the Gap Between FPGAs and ASICs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.26, issue.2, pp.203-215, 2007.
DOI : 10.1109/TCAD.2006.884574

[. J. Cong, Y. Ding, ]. J. Cong, and Y. Ding, FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.13, issue.1, pp.1-12, 1994.
DOI : 10.1109/43.273754

[. J. Cong, Y. Ding, ]. J. Cong, and Y. Ding, On area/depth trade-off in LUT-based FPGA technology mapping, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.2, issue.2, pp.137-148, 1994.
DOI : 10.1109/92.285741

[. J. Cong and Y. Ding, Structural Gate Decomposition for Depth- Optimal Technology in LUT-Based FPGA Designs, ACM Transactions on Design Automation of Electronic Systems, vol.5, issue.3, 2000.

[. J. Cong and Y. Hwang, Simultaneous Depth and Area Minimization in LUT-based FPGA Mapping, Third International ACM Symposium on Field-Programmable Gate Arrays, pp.68-74, 1995.
DOI : 10.1109/FPGA.1995.241947

[. J. Frankle and ]. J. Frankle, Iterative and Adaptive Slack Allocation for Performancedriven Layout and FPGA Routing, ACM/IEEE Design Automation Conference, pp.536-542, 1992.

[. J. Greene, Antifuse field programmable gate arrays, Proceedings of the IEEE, pp.1042-1056, 1993.
DOI : 10.1109/5.231343

[. J. Rabey-]-j and . Rabey, Digital Integrated Circuits A Design Perspective, 1996.

[. J. Pistorius, M. Hutton, J. Pistorius, and M. Hutton, Placement Rent Exponent Calculation Methods, Temporal Behavior and FPGA Architecture Evaluation. System Level Interconnect Prediction Workshop, pp.31-38, 2003.

[. J. Pistorius, Benchmarking Method and Designs Targeting Logic Synthesis for FPGAs, International Workshop on Logic and Synthesis IWLS, pp.230-237, 2007.

[. J. Rose, Architecture of field-programmable gate arrays: the effect of logic block functionality on area efficiency, IEEE Journal of Solid-State Circuits, vol.25, issue.5, 1990.
DOI : 10.1109/4.62145

[. L. Sanchis-]-l and . Sanchis, Multiple-way network partitioning, IEEE Transactions on Computers, vol.38, issue.1, pp.62-81, 1989.
DOI : 10.1109/12.8730

L. Lemieux, G. Lemieux, and D. Lewis, Design of Interconnection Networks for Programmable Logic, pp.12-20, 2004.
DOI : 10.1007/978-1-4757-4941-0

[. L. Hagen, On the intrinsic Rent parameter and spectra-based partitioning methodologies, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.13, issue.1, pp.27-37, 1994.
DOI : 10.1109/43.273752

[. L. Hagen, A. Kahng-]-l, A. Hagen, and . Kahng, Combining Problem Reduction and Adaptive Multi-start: A new Technique for Superior Iterative Partitioning, IEEE Transactions on Computer-Aided Design, pp.92-98, 1997.

[. L. Mcmurchie, C. Ebeling-]-l, C. Mcmurchie, and . Ebeling, PathFinder, Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays , FPGA '95, 1995.
DOI : 10.1145/201310.201328

[. M. Dehkordi, S. Brown, ]. Dehkordi, and S. Brown, The Effect of Cluster Packing and Node Duplication Control in Delay Driven Clustering, IEEE International Conference on Field Programmable Technology, pp.227-233, 2002.

[. M. Garey, D. Johnson-]-m, D. Garey, and . Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, 1979.

[. M. Huang, An Efficient General Cooling Schedule for Simulated Annealing, ICCAD, pp.381-384, 1986.

[. M. Hutton, Timing-driven placement for hierarchical programmable logic devices, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays , FPGA '01, pp.3-11, 2001.
DOI : 10.1145/360276.360286

[. M. Garey, Some simplified NP-complete problems, Proceedings of the sixth annual ACM symposium on Theory of computing , STOC '74, pp.47-63, 1974.
DOI : 10.1145/800119.803884

[. P. Du, A Fast Hierarchical Approach to FPGA Placement, pp.497-503, 2004.

[. P. Guerrier, A. Greiner, P. Guerrier, and A. Greiner, A Generic Architecture for on Chip Packet-switched Interconnections, Proceedings of the Design Automation and Test in Europe Conference, pp.250-256, 2000.

. Hitchcock, Timing Analysis of Computer Hardware, IBM Journal of Research and Development, vol.26, issue.1, pp.100-105, 1983.
DOI : 10.1147/rd.261.0100

[. R. Murgai, On Clustering for Minimum Delay, IEEE International Conference on Computer Aided Design, pp.6-9, 1991.

[. R. Tessier-]-r and . Tessier, A reconfigurable, power-efficient adaptive Viterbi decoder, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.13, issue.4, pp.484-488, 2005.
DOI : 10.1109/TVLSI.2004.842930

[. R. Tessier, H. Giza-]-r, H. Tessier, and . Giza, Balancing Logic Utilization and Area Efficiency in FPGAs, International workshop on Field Programmable Logic and Applications, 2000.
DOI : 10.1007/3-540-44614-1_58

[. S. Brown and ]. S. Brown, An Overview of Technology, Architecture and CAD Tools for Programmable Lgic Devices. Custom Integrated Circuits Conference, pp.69-76, 1994.

[. S. Kirkpatrick, Optimization by Simulated Annealing, Science, vol.220, issue.4598, pp.671-680, 1983.
DOI : 10.1126/science.220.4598.671

[. S. Yang-]-s and . Yang, Logic Synthesis and optimization benchmarks, Version 3.0. Microelectronics Center of North Carolina (MCNC), 1991.

[. T. Bui, Graph bisection algorithms with good average case behavior, Combinatorica, vol.36, issue.2, 1987.
DOI : 10.1007/BF02579448

[. T. Cormen, Introduction to Algorithms, 1990.

[. V. Adler, E. G. Friedman, V. Adler, and E. G. Friedman, Repeater insertion to reduce delay and power in RC tree structures, Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136), pp.749-752, 1997.
DOI : 10.1109/ACSSC.1997.680544

[. V. Betz, Architecture and CAD for Deep- Submicron FPGAs, 1999.
DOI : 10.1007/978-1-4615-5145-4

[. V. Betz, J. Rose, ]. Betz, and J. Rose, VPR: a new packing, placement and routing tool for FPGA research, International Workshop on FPGA, pp.213-235, 1997.
DOI : 10.1007/3-540-63465-7_226

F. Multi-platform, Available at http://www.xilinx.com/products/silicon_solutions

[. W. Donath-]-w and . Donath, Placement and average interconnection lengths of computer logic, IEEE Transactions on Circuits and Systems, vol.26, issue.4, pp.272-277, 1979.
DOI : 10.1109/TCS.1979.1084635

[. W. Feng, S. Kaptanoglu-]-w, S. Feng, and . Kaptanoglu, Designing efficient input interconnect blocks for LUT clusters using counting and entropy, International Symposium on Field Programmable Gate Array, pp.23-32, 2007.

[. Y. Lay, P. Wang, Y. Lay, and P. Wang, Hierarchical Interconnection Structures for Field Programmable Gate Arrays, IEEE Transactions on VLSI Systems, vol.5, issue.2, pp.186-196, 1997.

[. Y. Sanker, J. Rose, Y. Sanker, and J. Rose, Trading quality for compile time, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays , FPGA '99, 1999.
DOI : 10.1145/296399.296449