, M 7 is computed in node (C5,I DS,M 7 ,27) using the operator OP IDS This is equally propagated to node (C6,I DS,M 6 ,34) which is used to compute {V D
, IDS") EQ DPARAM3(-1.0,"tr_m4
, tr_m1IDS") EQ DPARAM3(-1.0,"tr_m3
, Solve Feedback VEN -F(VEN) = VEN -VOUT = 0
, Solve Ids,m5(Vg,m3) -Ids,m1(Vg,m3) -Ids,m2(Vg
, OTA2ET
, display all the input and output parameters bound to the predefined CAIRO+ procedure ALL
, Dimensionnement automatique d'un circuit analogiquè a l'aide des transistors de référence, ` eme Colloque sur le Traitement Analogique de l'Information, du Signal et ses Applications (TAISA'06), 2006.
, Automatic Biasing Point Extraction and Design Plan Generation for Analog IPs, 48th IEEE MidWest Symposium on Circuits and Systems (MWSCAS'05) Selected for Publication in Analog Integrated Circuits and Signal Processing Journal, 2005.
, Synthése d'un IP Amplificateur Analogique CMOS avec CAIRO+, 6éme Colloque sur le Traitement Analogique de l'Information, du Signal et ses Applications (TAISA'05), 2005.
, Design Space Exploration for Analog IPs using CAIRO+, The International Conference on Electrical Electronic and Computer Engineering, pp.473-476, 2004.
, Réutilisation et migration d'amplificateurs avec CAIRO+, Coordination Nationale pour la Formation en Micronanoélectronique (CNFM'06), 2006.
, Synthesis of CMOS Analog Cells Using AMIGO, Design Automation and Test in Europe (DATE'03), pp.20297-20302, 2003.
, GA-Based Analog Synthesis of CMOS Power Amplifiers in the 2.45 GHz Band, Mediterranean Microwave Symposium (MMS'03), 2003.
, Study of Technology Migration on 2nd Generation Current Conveyors Performance, IEEE 44th MidWest Symposium On Circuits And Systems (MWSCAS'01), pp.286-289, 2001.
, Low-power design of low-voltage current-mode integrators for continuous-time ???? modulators, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), pp.276-279, 2001.
DOI : 10.1109/ISCAS.2001.921846
, Experiences on analog circuit technology migration and reuse, Proceedings. 15th Symposium on Integrated Circuits and Systems Design, pp.169-174, 2002.
DOI : 10.1109/SBCCI.2002.1137654
, Metropolis: an integrated electronic system design environment, Computer, vol.36, issue.4, pp.45-52, 2003.
DOI : 10.1109/MC.2003.1193228
, Fully differential operational amplifiers with accurate output balancing, IEEE Journal of Solid-State Circuits, vol.23, issue.6, pp.1410-1414, 1988.
DOI : 10.1109/4.90039
, Support vector machines for analog circuit performance representation, Proceedings of the 40th conference on Design automation , DAC '03, pp.964-969, 2003.
DOI : 10.1145/775832.776074
, Design space exploration for a UMTS front end exploiting analog platforms, Proc. IEEE Int. Conf. on Computer-Aided-Design, pp.923-930, 2004.
, Mixed signal design space exploration through analog platforms, Proceedings of the 42nd annual conference on Design automation , DAC '05, pp.875-880, 2005.
DOI : 10.1145/1065579.1065808
, Efficient analog platform characterization through analog constraint graphs, Proc. IEEE Int. Conf. on Computer-Aided-Design, pp.415-421, 2005.
, A CAD methodology for optimizing transistor current and sizing in analog CMOS design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.22, issue.2, pp.225-237, 2003.
DOI : 10.1109/TCAD.2002.806606
, A training algorithm for optimal margin classifiers, Proceedings of the fifth annual workshop on Computational learning theory , COLT '92, pp.144-152, 1992.
DOI : 10.1145/130385.130401
, A layout-educated analog design flow. The 47 th, IEEE Midwest Symposium on Circuits And Systems, vol.1, issue.I, pp.485-488, 2004.
, A survey of optimization techniques for integrated-circuit design, Proceedings of the IEEE, vol.69, issue.10, pp.1334-1362, 1981.
DOI : 10.1109/PROC.1981.12170
, Standardizing compact models for IC simulation, IEEE Circuits and Devices Magazine, pp.10-13, 1999.
DOI : 10.1109/101.780968
, Automated design of operational amplifires: A case study
, Analog Cell-Level Synthesis Using a Novel Problem Formulation Advances in Analog Circuit Design, 1993.
, Andreia Cathelin, and Didier Belot. A G m ?C low-pass filter for zero-IF mobile applications with very wide tuning range
, Impact of gate-induced dain leakage current on device scaling, IEDM Tech. Dig, pp.718-721, 1987.
, A top-down constrained-driven design methodology for analog integrated circuits, 1997.
, 0.5-V analog circuit techniques and their application in OTA and filter design, IEEE Journal of Solid-State Circuits, vol.40, issue.12, pp.402373-2387, 2005.
DOI : 10.1109/JSSC.2005.856280
, MOSFET Modeling and BSIM3 User's Guide, 1999.
, An updated survey of GA-based multiobjective optimization techniques, ACM Computing Surveys, vol.32, issue.2, pp.109-143, 2000.
, CAzM: A circuit analyzer with macromodeling, IEEE Transactions on Electron Devices, vol.30, issue.9, pp.1207-1213, 1983.
DOI : 10.1109/T-ED.1983.21276
, CAIRO+ : Intégration du modèle BSIM3V3, stage de DEA, 2002.
, A synthesis program for operational amplifiers, Proc. IEEE Int. Solid State Circuit Conf, pp.18-19, 1984.
, The current efficiency of MOS transconductance amplifiers, IEEE J. of Solid-State Circuits, SC, issue.3, p.19, 1984.
, IDAC: An Interactive Design Tool for Analog CMOS Circuits, IEEE J. of Solid-State Circuits, vol.22, issue.6, pp.1106-1115, 1987.
, Towards an analog system design environment, IEEE Journal of Solid-State Circuits, vol.24, issue.3, pp.24659-672, 1989.
DOI : 10.1109/4.32023
, Design for Reuse of Analog Circuits. Case Study : Very Low-Voltage ?? Modulator, 2001.
, Behavioral modeling for high-level synthesis of analog and mixed-signal systems from VHDL-AMS, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.22, issue.11, pp.1504-1520, 2003.
DOI : 10.1109/TCAD.2003.818302
, A guide to short-channel effects in MOSFETs, IEEE Circuits and Devices Magazine, vol.2, issue.6, p.6, 1986.
DOI : 10.1109/MCD.1986.6311897
, MOSFET modelling with SPICE, Principales and Practices, 1997.
, Resizing rules for the reuse of MOS analog design, Proc. of the 15 th Symposium on integrated circuits and Systems Design, pp.89-93, 2000.
, Resizing rules for MOS analog-design reuse, IEEE Design and Test of Computers, vol.19, issue.2, pp.50-58, 2002.
, ISAAC: a symbolic simulator for analog integrated circuits, IEEE Journal of Solid-State Circuits, vol.24, issue.6, pp.1587-1597, 1989.
DOI : 10.1109/4.44994
, Design Automation for Analogue Integrated Circuits, 1990.
, Analog circuit design optimization based on symbolic simulation and simulated annealing, IEEE Journal of Solid-State Circuits, vol.25, issue.3, pp.707-713, 1990.
DOI : 10.1109/4.102664
, Symbolic Analysis for Automated Design of Analog Integrated Circuits, 1991.
DOI : 10.1007/978-1-4615-3962-9
, Open analog synthesis system based on declarative methods, Analog Circuit Design: Operational Amplifiers , Analog to Digital Converters and Analog Computer Aided Design, pp.421-445, 1993.
DOI : 10.1007/978-1-4757-2233-8_18
, Symbolic analysis methods and applications for analog circuits: a tutorial overview, Proceedings of the IEEE, vol.82, issue.2, pp.287-304, 1994.
DOI : 10.1109/5.265355
, Use of symbolic analysis in analog circuit synthesis, pp.2205-2208, 1995.
, Computer-aided design of analog and mixedsignal integrated circuits, pp.1825-1854, 2000.
, The sizing rules method for analog integrated circuit design, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281), pp.343-349, 2001.
DOI : 10.1109/ICCAD.2001.968645
, High-level analog synthesis using signal flow graph transformations, Proceedings of Eighth International Application Specific Integrated Circuits Conference, pp.366-369, 1995.
DOI : 10.1109/ASIC.1995.580750
, Analog IP design flow for SoC applications, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03., pp.676-679, 2003.
DOI : 10.1109/ISCAS.2003.1206196
, A model for anomalous short-channel behavior in submicron MOSFETs, IEEE Electron Device Letters, vol.14, issue.12, p.575, 1993.
DOI : 10.1109/55.260794
, A prototype framework for knowledge-based analog circuit synthesis, Proc. Design Automation Conf, pp.42-49, 1987.
, Analog circuit synthesis for performance in oasys, Proc. IEEE Int. Conf. on Computer-Aided-Design, 1988.
, OASYS: A Framework for Analog Circuit Synthesis, 1989.
, OASYS: a framework for analog circuit synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.8, issue.12, pp.1247-1266, 1989.
DOI : 10.1109/43.44506
, STAIC: an interactive framework for synthesizing CMOS and BiCMOS analog circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.11, issue.11, pp.111402-1418, 1992.
DOI : 10.1109/43.177403
, The modified nodal approach to network analysis, IEEE Trans. on Circuits and Systems, vol.22, issue.6, pp.504-509, 1983.
, Inverse-narrow-width effects and small-geometry MOSFET threshold voltage model, BIBLIOGRAPHY [Hu05] Developing device models. IEEE Circuits and Devices Magazine, pp.325-3386, 1988.
DOI : 10.1109/16.2459
, Synthesis of CMOS analog cells using AMIGO, Proc. Design Automation and Test in Europe Conf., Designer's Forum, pp.20297-20302, 2003.
, Design space exploration for analog IPS using CAIRO+, International Conference on Electrical, Electronic and Computer Engineering, 2004. ICEEC '04., pp.473-476, 2004.
DOI : 10.1109/ICEEC.2004.1374503
URL : https://hal.archives-ouvertes.fr/hal-00140990
, Automatic DC operating point computation and design plan generation for analog IPs, Analog Integrated Circuits and Signal Processing, vol.43, issue.1, pp.93-105, 2008.
DOI : 10.1007/s10470-007-9075-3
, Supporting Analog Synthesis by Abstracting Circuit Behavior Using a Modeling Methodology, 2006 IEEE International Symposium on Circuits and Systems, pp.1471-1474, 2006.
DOI : 10.1109/ISCAS.2006.1692874
, Analysis of the narrow gate effect in submicrometer MOSFET's, IEEE Trans. on Electron Devices, issue.30, pp.1672-1677, 1983.
, Consistency checking and optimization of macromodels, Institut f ¨ ur Mathematik,Lehrstuhl f ¨ ur Diskrete Mathematik, Optimierung und Operations Research, pp.957-967, 1991.
, Design Methodology Based On The Analog Blocks Retargeting From Bulk To FD SOI Using EKV Model, Proceedings of the International Conference Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006., pp.131-135, 2006.
DOI : 10.1109/MIXDES.2006.1706553
, Reuse Methodology Manual: For System-on-a-Chip Designs, 2002.
DOI : 10.1007/978-1-4757-2887-3
, System-level design: orthogonalization of concerns and platform-based design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.19, issue.12, pp.1523-1543, 2000.
DOI : 10.1109/43.898830
, Automatic Synthesis of Operational Amplifiers based on Analytic Circuit Models, Proc. IEEE Int. Conf. on Computer-Aided-Design, pp.502-505, 1987.
DOI : 10.1007/978-1-4615-0292-0_25
, OPASYN: a compiler for CMOS operational amplifiers, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.9, issue.2, pp.113-125, 1990.
DOI : 10.1109/43.46777
, MAELSTROM, Proceedings of the 36th ACM/IEEE conference on Design automation conference , DAC '99, pp.945-950, 1999.
DOI : 10.1145/309847.310104
, ASF: a practical simulation-based methodology for the synthesis of custom analog circuits, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281), pp.350-357, 2001.
DOI : 10.1109/ICCAD.2001.968646
, Design of mixed-signal systems-on-a-chip, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.19, issue.12, pp.1561-1571, 2000.
DOI : 10.1109/43.898832
, VLSI and modern signal processing, Signal Processing, vol.9, issue.2, 1985.
DOI : 10.1016/0165-1684(85)90048-9
, Convergence Properties of the Nelder--Mead Simplex Method in Low Dimensions, SIAM Journal on Optimization, vol.9, issue.1, pp.112-147, 1998.
DOI : 10.1137/S1052623496303470
, Signal flow graphs: Computer-aided system analysis and sensitivity calculations, IEEE Trans. on Circuits and Systems, issue.2, pp.21209-216, 1974.
, Resizing methodology for cmos analog circuit, Proc. of SPIE, vol.6590, 2007.
, IP-based design reuse for analogue systems: a case study, Proc. of SPIE, 2007.
, An efficient DC root solving algorithm with guaranteed convergence for analog integrated CMOS circuits, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design , ICCAD '98
DOI : 10.1145/288548.288629
, A study on analog IP blocks for mixed-signal SoC Remembrance of circuit past: Macromodeling by data mining in large analog design spaces, Proc. Design Automation Conf, pp.564-567, 2002.
, Metodologías y Herramientas de Reusabilidad en el DiseñoDise?Diseño de Circuitos Integrados Analógicos y de SeñalSe?Señal Mixta, 2004.
, A reuse-based framework for the design of analog and mixed-signal ICs, Proc. of SPIE, pp.25-36, 2005.
, Analog/mixed-signal IP modeling for design reuse, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001, pp.766-767, 2001.
DOI : 10.1109/DATE.2001.915115
, Qualitative Reasoning In Analog IC Design Automation, Proceedings of the IEEE Custom Integrated Circuits Conference, pp.8-11, 1992.
DOI : 10.1109/CICC.1992.591158
, Analog IC design automation. II. Automated circuit correction by qualitative reasoning, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.14, issue.2, pp.239-254, 1995.
DOI : 10.1109/43.370423
, High-Level Modeling and Synthesis of Analog Integrated Systems, Analog Circuits and Signal Processing, 2008.
, Feedback theory-further properties of signal flow graphs, Proc. of the I.R.E, vol.44, issue.7, pp.920-926, 1956.
, Automating analog circuit design using constrained optimization techniques, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers, pp.390-393, 1991.
DOI : 10.1109/ICCAD.1991.185284
, Formulations for Optimization-based Synthesis of Analog Cells, 1992.
, A mixed integer non-linear programming approach to analog circuit synthesis, Proc. Design Automation Conf, pp.698-703, 1992.
, Sizing of cell-level analog circuits using constrained optimization techniques, IEEE Journal of Solid-State Circuits, vol.28, issue.3, pp.233-241, 1993.
DOI : 10.1109/4.209989
, CAFFEINE: Template-free symbolic model generation of analog circuits via canonical form functions and genetic programming, Proc. Design Automation and Test in Europe Conf, pp.1082-1087, 2005.
, A Simplex Method for Function Minimization, The Computer Journal, vol.7, issue.4, pp.308-313, 1965.
DOI : 10.1093/comjnl/7.4.308
, An anomalous increase of threshold voltage with shortening of the channel lengths fo deeply boron-implanted n-channel MOSFETs, IEEE Trans. on Electron Devices, p.281101, 1981.
, Synthesis of high-performance analog circuits in ASTRX/OBLX, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.15, issue.3, pp.273-294, 1996.
DOI : 10.1109/43.489099
, Practical Synthesis of High-Performace Analog Circuits, 1998.
, ANACONDA: robust synthesis of analog circuits via stochastic pattern search, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327)
DOI : 10.1109/CICC.1999.777345
, Electronic Circuit and System Simulation Methods, 1995.
, AMGIE-A synthesis environment for CMOS analog integrated circuits, IEEE Trans. on Circuits and Systems, vol.20, issue.9, pp.1037-1058, 2001.
, Embedding mixed-signal design in systems-onchip, BIBLIOGRAPHY [Rajsuman00] R. Rajsuman. System-on-Chip Design and Test, pp.1070-1088, 2000.
, System-on-a-Chip Verification, 2001.
, Some guidelines for genetic algorithms with penalty functions, Proc. 3rd Int. Conf. on Genetic Algorithms, pp.191-197, 1989.
, An overview of automated macromodeling techniques for mixed-signal systems, Proc. IEEE Custom Integrated Circuits Conf, pp.109-116, 2004.
, System-on-Chip: Reuse and Integration, Proceedings of the IEEE, vol.94, issue.6, pp.1050-1069, 2006.
DOI : 10.1109/JPROC.2006.873611
, Scaling rules and parameter tuning procedure for analog design reuse in technology migration, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512), pp.117-120, 2004.
DOI : 10.1109/ISCAS.2004.1329472
, Automatic Scaling Procedures for Analog Design Reuse, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.53, issue.12, pp.2539-2547, 2006.
DOI : 10.1109/TCSI.2006.883849
, A g/sub m//I/sub D/ based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA, IEEE Journal of Solid-State Circuits, vol.31, issue.9, pp.311314-1319, 1996.
DOI : 10.1109/4.535416
, Low voltage integrators for high-frequency CMOS filters using current mode techniques, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.43, issue.1, pp.39-48, 1996.
DOI : 10.1109/82.481473
, The facilitation of insight for analog design, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.46, issue.5, pp.540-548, 1999.
DOI : 10.1109/82.769802
, Flowgraph analysis of large electronic networks, IEEE Transactions on Circuits and Systems, vol.33, issue.3, pp.33302-315, 1986.
DOI : 10.1109/TCS.1986.1085914
, PAD: A new interactive knowledgebased analog design approach. Analog Integrated Circuits and Signal Processing, pp.291-299, 2005.
, Structured Design Based on the Inversion Factor Parameter: Case Study of ???? Modulator System, 2007 14th International Conference on Mixed Design of Integrated Circuits and Systems, pp.95-102, 2007.
DOI : 10.1109/MIXDES.2007.4286127
, HECTOR: a hierarchical topology-construction program for analog circuits based on a declarative approach to circuit modeling, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference, pp.5-8, 1991.
DOI : 10.1109/CICC.1991.164041
, An intelligent analog IC design system based on manipulation of design equations, Proc. IEEE Custom Integrated Circuits Conf, pp.8-14, 1991.
, DONALD: A workbench for interactive design space exploration and sizing of analog circuits, Proc. European Design Automation Conf, pp.475-479, 1991.
, An efficient search algorithm to find the elementary circuits of a graph, Communications of the ACM, vol.13, issue.12, pp.722-726, 1970.
DOI : 10.1145/362814.362819
, ISAID-a methodology for automated analog IC design, IEEE International Symposium on Circuits and Systems, pp.531-533, 1990.
DOI : 10.1109/ISCAS.1990.112108
, Computer methods for circuit analysis and design, Second Edition, 1994.
, A design tool for weakly nonlinear analog integrated circuis with multiple inputs (mixers, multipliers), Proc. IEEE Custom Integrated Circuits Conf, pp.5-6, 1991.
, Efficient symbolic computation of approximated small-signal characteristics, Proceedings of IEEE Custom Integrated Circuits Conference, CICC '94
DOI : 10.1109/CICC.1994.379681
, MCAST: an abstract-syntax-tree based model compiler for circuit simulation, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003., pp.249-252, 2003.
DOI : 10.1109/CICC.2003.1249397
, Enhancing Productivity by Continuously Improving Standard Compact Models, IEEE Custom Integrated Circuits Conference 2006, pp.623-630, 2006.
DOI : 10.1109/CICC.2006.320837
, Dependency analysis for knowledge validation in rule-based expert systems, Proc. of the 10th Conf. on Artificial Intelligence for Applications, pp.327-333, 1994.