]. R. Pottier, J. Tong, C. Hawkins, R. Kundu, J. L. Pelloie et al., ARM 1176 implementation in SOI 45nm technology and silicon measurement Advanced Substrate News: http://www.advancedsubstratenews.com/2011/05/fd-soi-a-quick- backgrounder Celler and Sorin CristoloveanuFrontiers of silicon-on-insulatorThree mechanisms determining short-channel effects in fully-depleted SOI MOSFETsScaling fully depleted SOI CMOSGeneralized scale length for two-dimensional effects in MOSFETsAnalysis of kink characteristics in Silicon-on-insulator MOSFET's using two-carrier modeling, SOI Conference Electrical Characterization of Silicon-On-Insulator Materials and Devices Electron Devices, pp.1-4, 1981.

]. J. Daniela-munteanu12, T. Pretet, T. Matsumoto, S. Poiroux, R. Cristoloveanu et al., New Mechanism of Body Charging in Partially Depleted SOI-MOSFETs with Ultra-thin Gate OxidesExperimental study on carrier transport mechanism in ultrathin-body SOI nand p-MOSFETs with SOI thickness less than 5 nmA Model of Fringing Fields in Short-Channel Planar and Triple-Gate SOI MOSFETsDouble-gate silicon-oninsulator transistor with volume inversion: A new device with greatly enhanced performanceSilicon-On-Insulator TechnologyInvestigation of the four-gate action in G 4 -FETs, Modélisation et caractérisation des transistors SOI: du pseudo-mosfet au mosfet submicronique ultra-mince Solid-State Device Research Conference Proceeding of the 32nd European Electron Devices Meeting IEDM '02. International Electron Devices Advances in MOSFETs EE 530 Electron Devices, pp.515-518, 1987.

C. Jean-pierre-colinge, A. Lee, N. Afzalian, R. Dehdashti-akhavan, I. Yan et al., Nanowire transistors without junctions, Nat Nano, vol.18, issue.5, pp.225-229, 2010.

. Faynot, Novel Si-based nanowire devices: Will they serve ultimate MOSFETs scaling or ultimate hybrid integration?, Electron Devices Meeting, pp.1-4, 2008.

S. Cristoloveanu, Silicon films on sapphire, Reports on Progress in Physics, vol.50, issue.3, pp.327-371, 1987.
DOI : 10.1088/0034-4885/50/3/002

M. Bruel, Process for the production of thin semiconductor materials films, p.564, 1994.

A. L. Tooi-]-p, K. J. Hemment, J. A. Reeson, R. J. Kilner, C. Chater et al., Formation of the SIO films by oxygen-ion bombardment [23] Katsutoshi IzumiHistorical overview of SIMOXNovel dielectric/silicon planar structures formed by ion beam synthesis, Nuclear Instruments and Methods in Physics Research Section B: Beam Interactions with Materials and Atoms, pp.737-745, 1966.

]. D. Marsh, G. R. Booker, K. J. Reeson, P. L. Hemment, R. J. Chater et al., The influence of high temperature anneals on the microstructure of SOI structures formed by high-dose oxygen implantation into siliconAnalysis of buried oxide layer formation and mechanism of threading dislocation generation in the substoichiometric oxygen dose region, Proceedings of the European MRS Conference, pp.137-523, 1986.

. Lamure, Buried oxide layer formed by low dose SIMOX processes, Microelectronic Engineering, vol.28, pp.411-414, 1995.

M. J. Anc, R. P. Dolan, J. Jiao, T. Nakai, A. Matsumura et al., Thin-layer SIMOX for future applicationsTechnological innovation in low-dose SIMOX wafers fabricated by an internal thermal oxidation (ITOX) processDielectrically isolated semiconductor devices, Proceedings of IEEE International SOI Conference, pp.106-107, 1985.

J. B. Lasky, Wafer bonding for silicon???on???insulator technologies, Applied Physics Letters, vol.48, issue.1, pp.78-80, 1986.
DOI : 10.1063/1.96768

K. Mitani and U. Gösele, Wafer bonding technology for silicon-on-lnsulator applications: A review, Journal of Electronic Materials, vol.8, issue.23, pp.669-676, 1992.
DOI : 10.1007/BF02655594

K. Werner-kern-yonehara, N. Sakaguchi, and . Sato, The Evolution of Silicon Wafer Cleaning TechnologyEpitaxial layer transfer by bond and etch back of porous SiSilicon on insulator material technology, Journal of the Electrochemical Society Applied Physics Letters Electronics Letters, vol.13734, issue.31, pp.1887-1892, 1990.

M. Jurczak, T. Skotnicki, M. Paoli, B. Tormen, J. Martins et al., Silicon-on-Nothing (SON)-an innovative process for advanced CMOS, 41] Xiang Qi VLSI Technology Digest of Technical Papers. 2003 Symposium on, pp.2179-2187, 1999.
DOI : 10.1109/16.877181

C. Dupre, T. Ernst, J. M. Hartmann, F. Andrieu, J. P. Barnes et al., Carrier mobility degradation due to high dose implantation in ultrathin unstrained and strained silicon-on-insulator filmsStrain engineering in SOI-type materials for future technologies, Journal of Applied Physics Materials Science and Engineering: B, vol.10244, pp.104505-104508, 2005.

Y. Min, V. W. Chan, K. K. Chan, L. Shi, D. M. Fried et al., Hybrid-orientation technology (HOT): opportunities and challenges Electron DevicesFully depleted silicon on insulator MOSFETs on (1 1 0) surface for hybrid orientation technologies, High performance Ge pMOS devices using a Si-compatible process flow Electron Devices Meeting, 2006. IEDM '06. InternationalSelectively-formed high mobility SiGe-on-Insulator pMOSFETs with Ge-rich strained surface channels using local condensation technique VLSI Technology Digest of Technical Papers. 2004 Symposium on, pp.965-978, 2004.

E. Jalaguier, B. Aspar, S. Pocas, J. F. Michaud, M. Zussy et al., Transfer of 3 in GaAs film on silicon substrate by proton implantation process, Electronics Letters, vol.34, issue.4, pp.408-409, 1998.
DOI : 10.1049/el:19980265

L. Di-cioccio, Y. Le-tiec, F. Letertre, C. Jaussaud, M. Bruel et al., Silicon carbide on insulator formation using the Smart Cut processIntegration of buried insulators with high thermal conductivity in SOI MOSFETs: Thermal properties and short channel effects, First demonstration of heat dissipation improvement in CMOS technology using Silicon-On-Diamond (SOD) substrates SOI Conference, pp.1144-1145, 1996.

]. D. Lederer, C. Desrumeaux, F. Brunier, J. P. Raskin-]-s, S. Cristoloveanu et al., High resistivity SOI substrates: how high should we go? References chapter IIPoint-contact pseudo-MOSFET for in-situ characterization of as-grown silicon-on-insulator wafersA review of the pseudo-MOS transistor in SOI wafers: operation, parameter extraction, and applications, SOI Conference Electrical Characterization of Silicon-On-Insulator Materials and Devices Electron Devices, pp.50-51, 1992.

K. Dieter, . J. Schroder-]-h, and . Hovel, The intrinsic pseudo-MOSFET technique CAS '97 ProceedingsThe HgFET: a new characterization tool for SOI silicon film propertiesSOI Low Frequency Noise and Interface Trap Density Measurements with the Pseudo MOSFET, Semiconductor Conference SOI Conference, pp.217-220, 1997.

B. Jun, Y. V. White, R. D. Schrimpf, D. M. Fleetwood, F. Brunier et al., Characterization of multiple Si???SiO2 interfaces in silicon-on-insulator materials via second-harmonic generation, Hovel, P. Gentil and L, pp.3095-3097, 2004.
DOI : 10.1063/1.1807011

]. I. Faraone10, I. Ionica, W. Savin, T. Van-den-daele, X. Nguyen et al., Electron DevicesCharacterization of silicon-on-insulator films with pseudo-metal-oxide-semiconductor fieldeffect transistor: Correlation between contact pressure, crater morphology, and series resistanceAdvances in the pseudo-MOSFET characterization method, The Corbino Pseudo-MOSFET on SOI: Measurements, Model, and Applications Semiconductor Conference (CAS), 2010 International, pp.474-482, 2009.

S. M. Sze, K. Komiya, N. Bresson, S. Shingo, S. Cristoloveanu et al., Physics of Semiconductor DevicesDetailed investigation of geometrical factor for pseudo-MOS transistor technique, Electron Devices IEEE Transactions on, vol.52, pp.406-412, 1981.

K. Terada, K. Nishiyama, and K. Hatanaka, Comparison of MOSFETthreshold-voltage extraction methods, Solid-State Electronics, vol.4515, pp.35-40, 2001.

H. Chu, B. Cabon-till, S. Cristoloveanu, and G. Ghibaudo, Experimental determination of short-channel MOSFET parameters, Solid-State Electronics, vol.28, issue.10, pp.1025-1030, 1985.
DOI : 10.1016/0038-1101(85)90034-6

I. Nemirovsky, C. G. Brouk, R. Jakobson, W. Brederlow, D. Weber et al., References chapterFluctuations of the low frequency noise of MOS transistors and their modeling in analog and RF-circuitsLow-frequency noise in silicon-oninsulator devices and technologiesLow-frequency noise in SOI pseudo-MOSFET with pressure probes1/f noise in MOS devices, mobility or number fluctuations?Improved Analysis of Low Frequency Noise in Field-Effect MOS Transistors, CMOS transistors for analog applications Electron Devices Meeting IEDM '99. Technical Digest. InternationalNoise in solid-state microstructures: A new perspective on individual defects, interface states and low-frequency physica status solidi (a), pp.921-927, 1926.

K. Dieter, . L. Schroder10-]-a, R. H. Mcwhorter, F. N. Kingston, T. G. Hooge et al., Semiconductor Surface Physics,. University of PennsylvaniaExperimental studies on 1/f noise, Rep. Prog. Phys, vol.4412, pp.207-228, 1957.

G. Ghibaudo, S. C. Sun, and J. D. Plummer, On the theory of carrier number fluctuations in MOS devices, Solid-State Electronics, vol.32, issue.7, pp.563-565, 1980.
DOI : 10.1016/0038-1101(89)90113-5

]. S. Christensson, I. Lundström, C. Svensson, C. Surya, and T. Y. Hsiang, Low frequency noise in MOS transistorsA thermal activation model for 1/? y noise in Si- MOSFETsCritical MOSFETs operation for low voltage/low power IC's: Ideal characteristics, parameter extraction, electrical noise and RTS fluctuations, Solid-State Electronics Solid-State Electronics Microelectronic Engineering Vadim Kushner ECS Transactions, vol.111517, issue.2, pp.797-812, 1968.

V. A. Kushner, K. Park, D. K. Schroder, and T. J. Thornton, Low-Frequency-Noise Spectroscopy of SIMOX and Bonded SOI Wafers, IEEE Transactions on Electron Devices, vol.54, issue.12, pp.3378-3382, 2007.
DOI : 10.1109/TED.2007.908894

]. A. Diab, I. Ionica, S. Cristoloveanua, F. Allibert, Y. H. Bae et al., Static and low-frequency noise characterization of ultrathin SOI with very thin BOX in pseudo-MOSFET configurationAutomatic, wafer-level, low frequency noise measurements for the interface slow trap density evaluationCharacterization of silicon-on-insulator films with pseudo-metal-oxide-semiconductor fieldeffect transistor: Correlation between contact pressure, crater morphology, and series resistanceInvestigation of the MOST channel conductance in weak inversionCharge accumulation and mobility in thin dielectric MOS transistorsExperimental evidence of inversion-layer mobility lowering in ultrathin gate oxide metal-oxide-semiconductor field-effect-transistors with direct tunneling currentImpact of gate tunneling leakage on the operation of NMOS transistors with ultra-thin gate oxides, Semiconductor Device Research Symposium (ISDRS), 2011 International Microelectronic Test Structures, 2003. International Conference on New Characterization Technique for SOI Wafers: Split C(V) in Pseudo-MOSFET Configuration Proceeding of the EUROSOI conferenceMobility-field behavior of fully depleted SOI MOSFET's," Electron Device Letters, pp.1-2, 1973.

]. P. Nayak, M. Seacrist, D. K. Schroder, C. Characteristics, S. High-resistivity et al., Electron Device LettersImpact of Effective Capacitance Area on the Characterization of SOI Wafers by Split-C(V) in Pseudo-MOSFET Configuration, 2012 International Semiconductor Conference Dresden-Grenoble, pp.1659-1661, 2011.

B. Rong, L. K. Nanver, J. N. Burghartz, A. B. Jansman, A. G. Evans et al., C-V characterization of MOS capacitors on high resistivity silicon substrate, Electrical Performance of Electrical Packaging (IEEE Cat. No. 03TH8710), pp.489-492, 2003.
DOI : 10.1109/ESSDERC.2003.1256920

G. Hamaide, F. Allibert, H. Hovel, and S. Cristoloveanu, Impact of free-surface passivation on silicon on insulator buried interface properties by pseudotransistor characterizationRevisited Pseudo-MOSFET Models for the Characterization of Ultrathin SOI Wafers, Journal of Applied Physics Electron Devices IEEE Transactions on, vol.101, issue.56, pp.114513-114516, 2007.

J. Dae-hyun-moon, O. Song, R. J. Kim-landgraf, M. Luyken, and M. Specht, Effect of Source/Drain Doping Gradient on Threshold Voltage Variation in Double-Gate Fin Field Effect Transistors as Determined by Discrete Random DopingNanowire transistors without junctions, Japanese Journal of Applied Physics Nat Nano, vol.493, issue.5, pp.104301-104305, 2010.

T. Stadele, W. Schulz, L. Rosner, . Risch5-]-s, S. Cristoloveanu et al., Proceeding of the 34th EuropeanPoint-contact pseudo-MOSFET for in-situ characterization of as-grown silicon-on-insulator wafers Electron Device LettersA Detailed Investigation of the Pseudo-Mos Transistor for in Situ Characterization of Soi WafersCharacterization of Heavily Doped SOI wafers under Pseudo-MOSFETs ConfigurationNew method for the extraction of MOSFET parameters, ultra-thin SOI MOSFETs SOI Conference, 1992. IEEE International Sze, Physics of Semiconductor Devices, pp.305-308, 1981.

]. S. Cristoloveanu, D. Munteanu, and M. S. Liu, A review of the pseudo-MOS transistor in SOI wafers: operation, parameter extraction, and applications, IEEE Transactions on Electron Devices, vol.47, issue.5, pp.1018-1027, 2000.
DOI : 10.1109/16.841236

T. Naotoshi-kadotani, T. Ohashi, S. Takahashi, K. Oda, and . Uchida, Experimental Study on Electron Mobility in Accumulation-Mode Silicon-on-Insulator Metal???Oxide???Semiconductor Field-Effect Transistors, Japanese Journal of Applied Physics, vol.50, issue.9R, pp.94101-094105, 2011.
DOI : 10.7567/JJAP.50.094101

]. T. Ouisse, S. Cristoloveanu, G. Borel13-]-s, S. S. Cristoloveanu, and . Li, Electron trapping in irradiated SIMOX buried oxidesCorrelation of Pseudo-MOS transistor and Hall effect measurements in thin SOI wafers, Optoelectronic and Microelectronic Materials and Devices, 2006 Conference on, pp.312-314, 1991.

C. Yi, W. Qingqiao, P. Hongkun, and C. M. Lieber, Nanowire nanosensors for highly sensitive and selective detection of biological and chemical species, Science, vol.293, pp.1289-1292, 2001.

J. Hahm and C. M. Lieber, Direct Ultrasensitive Electrical Detection of DNA and DNA Sequence Variations Using Nanowire Nanosensors, Nano Letters, vol.4, issue.1, pp.51-54, 2004.
DOI : 10.1021/nl034853b

]. Jung, J. Kim, L. Jung, Y. Lee, S. Cristoloveanu et al., Pseudo-Mosfet Analysis of Proton Irradiated and Annealed SOI Wafer, ECS Transactions, pp.329-334, 2009.
DOI : 10.1149/1.3117426

J. He, M. He, B. Lu, H. Chen, W. F. Pang et al., Controlled Modulation of Conductance in Silicon Devices by Molecular Monolayers, Journal of the American Chemical Society, vol.128, issue.45, pp.14537-14541, 2006.
DOI : 10.1021/ja063571l

]. I. Ionica, J. Champliaud, Y. H. Bae, and S. Cristoloveanu, SOI Pseudo-MOSFET: platform for high sensitivity charge detectionBistable molecules development and Si surface grafting: two chemical tools used for the fabrication of hybrid molecule/Si CMOS component, Advanced Workshop on Frontiers in Electronics (WOFE), Porto Rico, pp.18-719, 2009.

I. Ionica, A. Diab, and S. Cristoloveanu, Gold nanoparticles detection using intrinsic SOI-based sensor, 2011 11th IEEE International Conference on Nanotechnology, pp.38-43, 2011.
DOI : 10.1109/NANO.2011.6144565

E. Boisselier and D. Astruc, Gold nanoparticles in nanomedicine: preparations, imaging, diagnostics, therapies and toxicity, Chemical Society Reviews, vol.301, issue.1, pp.1759-1782, 2009.
DOI : 10.1186/1477-3155-6-2

J. Lee, Recent progress in gold nanoparticle-based non-volatile memory devices, Gold Bulletin, vol.10, issue.3, pp.189-199, 2010.
DOI : 10.1007/BF03214986

E. T. Vandenberg, L. Bertilsson, B. Liedberg, K. Uvdal, R. Erlandsson et al., Structure of 3-aminopropyl triethoxy silane on silicon oxide, Journal of Colloid and Interface Science, vol.147, issue.1, pp.103-118, 1991.
DOI : 10.1016/0021-9797(91)90139-Y

J. Zheng, Z. Zhu, H. Chen, and Z. Liu, Nanopatterned Assembling of Colloidal Gold Nanoparticles on Silicon, Langmuir, vol.16, issue.10, pp.4409-4412, 2000.
DOI : 10.1021/la991332o

W. Patungwasa, J. H. Hodak29-]-t, J. A. Skotnicki, K. Hutchby, H. S. Tsu-jae et al., The end of CMOS scaling: toward the introduction of new materials and structural changes to improve MOSFET performancePhysical mechanisms responsible for short channel effects in MOS devicesA parametric short-channel MOS transistor model for subthreshold and strong inversion current Solid-State Circuits, Electron Devices Meeting, pp.45-54, 1981.

A. Singh, L. K. Agarwal, T. Y. Bera, R. Liow, S. C. Yang et al., High-performance fully depleted silicon nanowire (diameter /spl les/ 5 nm) gate-all-around CMOS devices, IEEE Electron Device Letters, vol.27, issue.5, pp.383-386, 2006.
DOI : 10.1109/LED.2006.873381

C. Dupre, T. Ernst, V. Maffim-alvaro, V. Delaye, J. M. Hartmann et al., 3D nanowire gate-all-around transistors: Specific integration and electrical featuresHigh quality Germanium-On-Insulator wafers with excellent hole mobilityVertically Stacked SiGe Nanowire Array Channel CMOS TransistorsElectrical Transport at Room and Low Temperature in 3D Vertically Stacked SiGe and SiGeC NanowiresNovel fully-depleted SiGe-on-insulator pMOSFETs with high-mobility SiGe surface channels, Electron Devices Meeting, pp.519-525, 2001.

J. Damlencourt, Method for manufacturing a device having a structure with one or a plurality of SI and GE-based micro or nanowires, using germanium condensation, 2008.

E. D. Saracco, J. Damlencourt, D. Lafond, S. Bernasconi, V. Benevent et al., Fabrication of Suspended Ge-rich Nanowires by Ge Enrichment Technique for Multi-channel Devices, ECS Transactions, pp.207-212, 2009.
DOI : 10.1149/1.3118946

K. Tachi, M. Casse, D. Jang, C. Dupre, A. Hubert et al., Relationship between mobility and high-k interface properties in advanced Si and SiGe nanowires, 2009 IEEE International Electron Devices Meeting (IEDM), pp.1-4, 2009.
DOI : 10.1109/IEDM.2009.5424360
URL : https://hal.archives-ouvertes.fr/hal-00603809

S. Kawaji, The Two-Dimensional Lattice Scattering Mobility in a Semiconductor Inversion Layer, Journal of the Physical Society of Japan, vol.27, issue.4, pp.906-908, 1969.
DOI : 10.1143/JPSJ.27.906

A. Diab, C. Fernández, A. Ohata, N. Rodriguez, I. Ionica et al., A new characterization technique for SOI wafers: Split C(V) in pseudo-MOSFET configuration, Solid-State Electronics
DOI : 10.1016/j.sse.2013.02.041
URL : https://hal.archives-ouvertes.fr/hal-01001928

F. Y. Liu, A. Diab, I. Ionica, K. Akarvardar, C. Hobbs et al., Characterization of heavily doped SOI wafers under pseudo-MOSFET configuration, Solid-State Electronics
DOI : 10.1016/j.sse.2013.02.050
URL : https://hal.archives-ouvertes.fr/hal-01001965

A. Diab, L. Pirro, I. Ionica, X. Mescot, G. Ghibaudo et al., Low-temperature pseudo-metal-oxide-semiconductor field-effect transistor measurements on bare silicon-on-insulator wafers, Applied Physics Letters, vol.101, issue.9, p.92110, 2012.
DOI : 10.1063/1.4748984

A. Diab, E. Saracco, I. Ionica, C. Bonafos, J. F. Damlencourt et al., Electrical Transport at Room and Low Temperature in 3D Vertically Stacked SiGe and SiGeC Nanowires, Journal of The Electrochemical Society, vol.159, issue.4, p.467, 2012.
DOI : 10.1149/2.005205jes

A. Diab, I. Ionica, S. Cristoloveanu, F. Allibert, Y. H. Bae et al., Low-frequency noise in SOI pseudo-MOSFET with pressure probes, Microelectronic Engineering, vol.88, issue.7, p.1283, 2011.
DOI : 10.1016/j.mee.2011.03.096

A. Diab, C. Fernández, L. Pirro, N. Rodriguez, I. Ionica et al., Effective Mobility in Extra-Thin Film and Ultra-Thin BOX SOI Wafers, Proc. of the EUROSOI conference, pp.1-2, 2013.
URL : https://hal.archives-ouvertes.fr/hal-01068430

M. Daanoune, S. Sirajeddine, A. Diab, A. Kaminski-cachopo, I. Ionica et al., Pseudo-MOSFET under illumination: a novel method for extraction of carrier lifetime, Proc. of the EUROSOI conference, pp.1-2
URL : https://hal.archives-ouvertes.fr/hal-01067987

S. Cristoloveanu, I. Ionica, A. Diab, and F. Liu, (Invited) The Pseudo-MOSFET: Principles and Recent Trends, Proc. of the ECS 222 th International Symposium on Advanced Substrates and Characterization, pp.249-258
DOI : 10.1149/05005.0249ecst

C. Fernández, A. Diab, N. Rodriguez, A. Ohata, F. Allibert et al., Impact of effective capacitance area on the characterization of SOI Wafers by Split-C(V) in Pseudo-MOSFET configuration, 2012 International Semiconductor Conference Dresden-Grenoble (ISCDG), pp.123-126, 2012.
DOI : 10.1109/ISCDG.2012.6360040

A. Diab, C. Fernández, A. Ohata, N. Rodriguez, I. Ionica et al., A new characterization technique for SOI wafers: Split C(V) in pseudo-MOSFET configuration, Proc. of the EUROSOI conference, pp.103-104, 2012.
DOI : 10.1016/j.sse.2013.02.041
URL : https://hal.archives-ouvertes.fr/hal-01001928

F. Y. Liu, A. Diab, I. Ionica, K. Akarvardar, C. Hobbs et al., Transport Properties in Heavily Doped SOI Wafers, Proc. of the EUROSOI conference, pp.57-58

A. Diab, I. Ionica, S. Cristoloveanu, F. Allibert, Y. H. Bae et al., Static and low-frequency noise characterization of ultrathin SOI with very thin BOX in pseudo-MOSFET configuration, 2011 International Semiconductor Device Research Symposium (ISDRS), pp.1-2, 2011.
DOI : 10.1109/ISDRS.2011.6135244

I. Ionica, A. Diab, and S. Cristoloveanu, Gold nanoparticles detection using an intrinsic SOIbased sensor, Nanotechnology, pp.38-43, 2011.

A. Diab, E. Saracco, I. Ionica, C. Bonafos, J. F. Damlencourt et al., Transport Properties of 3D Vertically Stacked SiGe and SiGeC Nanowires, Proc. of the ECS 219 th International Symposium on Silicon-on-Insulator Technology and Devices, pp.157-162, 2011.

A. Diab, I. Ionica, S. Cristoloveanu, F. Allibert, Y. Ho-bae et al., Low-Frequency Noise in SOI Pseudo-MOSFET with Pressure Probes Insulating Films on semiconductors, 17 th Conference on, pp.1-2, 2011.

A. Diab, I. Ionica, S. Cristoloveanu, F. Allibert, N. Rodriguez et al., Low-Frequency Noise in Ultrathin SOI Pseudo-MOSFET: Where is the Noise Coming From?, Proc. of the EUROSOI conference, pp.23-24, 2011.

I. Ionica, A. Diab, Y. H. Bae, X. Mescot, A. Ohata et al., Advances in the pseudo-MOSFET characterization method, CAS 2010 Proceedings (International Semiconductor Conference), pp.45-51, 2010.
DOI : 10.1109/SMICND.2010.5650923
URL : https://hal.archives-ouvertes.fr/hal-00604270

S. Cristoloveanu, M. Bawedin, K. I. Na, W. Den-daele, K. H. Park et al., A Selection of SOI Puzzles and Tentative Answers, Semiconductor-On-Insulator Materials for Nanoelectronics Applications, pp.425-441, 2011.
DOI : 10.1007/978-3-642-15868-1_22

A. Diab, I. Ionica, and S. Cristoloveanu, Bruit basse fréquence sur Silicium sur Isolant dans la configuration Pseudo-MOSFET, Proc. of the JNRDM, pp.1-4, 2011.

M. Bruel, Process for the production of thin semiconductor materials filmsSilicon on insulator material technology, Electronics Letters, vol.374564, issue.31, pp.1201-1202, 1994.

B. Francis, C. Sorin, S. Cristoloveanu, S. Williams, I. Ionica et al., Frontiers of silicon-on-insulatorPoint-contact pseudo-MOSFET for in-situ characterization of as-grown silicon-on-insulator wafers Electron Device LettersCharacterization of silicon-on-insulator films with pseudo-metal-oxide-semiconductor fieldeffect transistor: Correlation between contact pressure, crater morphology, and series resistanceNumerical simulation of the pseudo- MOSFET characterization techniqueDetailed investigation of geometrical factor for pseudo-MOS transistor technique, Technologie silicium sur isolant (SOI)," Techniques de l'ingénieur Technologies des dispositifs actifs Electron Devices, pp.4955-4978, 1992.

]. G. Ghibaudo, New method for the extraction of MOSFET parameters, Electronics Letters, vol.24, issue.9, pp.543-545, 1988.
DOI : 10.1049/el:19880369
URL : https://hal.archives-ouvertes.fr/jpa-00227914

H. Chu, B. Cabon-till, S. Cristoloveanu, G. Ghibaudo16, ]. A. Diab et al., Experimental determination of short-channel MOSFET parametersLow-temperature pseudo-metal-oxide-semiconductor field-effect transistor measurements on bare silicon-oninsulator wafersLow-frequency noise in SOI pseudo-MOSFET with pressure probes, 17] S. M. Sze, Physics of Semiconductor Devices, pp.1025-1030, 1981.

]. G. Ghibaudo, O. Roux, C. Nguyen-duc, F. Balestra, and J. Brini, Improved Analysis of Low Frequency Noise in Field-Effect MOS Transistors, Physica Status Solidi (a), vol.31, issue.2, pp.571-581, 1991.
DOI : 10.1002/pssa.2211240225

K. Dieter, U. Schroder-wiley-interscience, A. L. Mcwhorter, R. H. Kingston22-]-f, T. G. Hooge et al., Experimental studies on 1/f noise [23] S. Christensson, I. Lundström and C. Svensson, "Low frequency noise in MOS transistorsMobility-field behavior of fully depleted SOI MOSFET's, Rep. Prog. Phys. Solid-State Electronics Electron Device Letters, vol.44, issue.15, pp.207-228, 1957.