A. Adan, A. Higashi, and K. , OFF-State leakage current mechanisms in bulkSi and SOI MOSFETs and their impact on CMOS ULSIs standby current, IEEE Transactions on Electron Devices, vol.48, issue.9, pp.2050-2057, 2001.
DOI : 10.1109/16.944195

P. Adell, H. Barnaby, R. Schrimpf, B. Vermeire, A. Agarwal et al., Band-to-Band Tunneling (BBT) Induced Leakage Current Enhancement in Irradiated Fully Depleted SOI Devices Leakage power analysis and reduction: models, estimation and tools, IEEE Proceedings on Computers and Digital Techniques, pp.2174-2180353, 2005.

S. Kerns, L. Massengill, J. Clark, K. L. Jones, J. Lowther et al., Body tie placement in CMOS/SOI digital circuits for transient radiation environments, IEEE Transactions on Nuclear Science, vol.38, pp.1259-1264, 1991.

F. Assaderaghi, S. Parke, D. Sinitsky, J. Bokor, P. Ko et al., A dynamic threshold voltage MOSFET (DTMOS) for very low voltage operation, IEEE Electron Device Letters, vol.15, issue.12, pp.510-512, 1994.
DOI : 10.1109/55.338420

S. Banna, P. Chan, and J. Lau, On buried oxide effects in SOI lateral bipolar transistors, IEEE Transactions on Electron Devices, vol.44, issue.1, pp.139-144, 1997.
DOI : 10.1109/16.554803

K. Ber-'00-]-bernstein and N. J. Rohrer, SOI Circuit Design Concepts, 2000.

X. Cai and C. Hai, Study of body contact of partial depleted SOI NMOS devices, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings, pp.212-214, 2006.
DOI : 10.1109/ICSICT.2006.306164

J. Cai, A. Majumdar, D. Dobuzinsky, T. Ning, S. Koester et al., Ultra-Low Leakage Silicon-on-Insulator Technology for 65 nm Node and Beyond, 2007 IEEE International Electron Devices Meeting, pp.907-910, 2007.
DOI : 10.1109/IEDM.2007.4419097

H. Chen, K. Chen, G. Huang, C. Huang, T. Yang et al., Layout design of high-quality SOI varactor, International symposium on VLSI Technology, Systems, and Applications, pp.273-275, 2003.

Q. Chen, J. Goo, T. Ly, K. Chandrasekaran, Z. Wu et al., Off-state leakage current modeling in low-power/high-performance partially-depleted (PD) floating-body (FB) SOI MOSFETs, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology, pp.301-304, 2008.
DOI : 10.1109/ICSICT.2008.4734523

J. Colinge, Transconductance of Silicon-on-insulator (SOI) MOSFET's, IEEE Electron Device Letters, vol.6, issue.11, pp.573-574, 1985.
DOI : 10.1109/EDL.1985.26234

J. Colinge, Recent advances in SOI technology " International Electron Devices Meeting, pp.817-820, 1994.

J. Colinge, Silicon-On-Insulator technology: Materials to VLSI, 2004.
DOI : 10.1007/978-1-4419-9106-5

S. Voldman, R. Schulz, J. Howard, V. Gross, S. Wu et al., CMOS-on-SOI ESD protection networks, Electrostatic Discharge Symposium, pp.291-301, 1996.

A. Wei, M. Sherony, and D. Antoniadis, Effect of floating-body charge on SOI MOSFET design, IEEE Transactions on Electron Devices, vol.45, issue.2, pp.430-438, 1998.
DOI : 10.1109/16.658677

W. Yeh, W. Wang, Y. Fang, M. Chen, and F. Yang, Hot-carrierinduced degradation for partially depleted SOI 0.25-0.1 um CMOSFET with 2-nm thin gate oxide, IEEE Transactions on Electron Devices, vol.49, pp.2157-2162, 2002.

K. K. Das, New Optimal Design Strategies and Analysis of Ultra-Low Leakage Circuits for Nano-Scale SO1, 2003.

P. Flatresse, J. Le-coz, C. Raynaud, and O. Thomas, Digital SOI Design for Low Power Applications, 2009.

C. Hwang, C. Kang, and M. Pedram-keating, Gate sizing and replication to minimize the effects of virtual ground parasitic resistances in MTCMOS designs " Quality Electronic Design Low Power Methodology Manual For System-on-Chip Design, 2006.

L. 'hostis, N. Valentian, A. Amara, A. Qi, and X. , A 130nm partially depleted SOI technology menu for low-power applications Efficient subthreshold leakage current optimization -Leakage current optimization and layout migration for 90-and 65-nm ASIC libraries, IEEE NEWCAS Conference IEEE CIRCUITS & DEVICES MAGAZINE, pp.175-178, 2005.

J. Schoellkopf and P. Magarshack, Low-Power Design Solutions for Wireless Multimedia SoCs, IEEE Design & Test of Computers, vol.26, issue.2, pp.20-29, 2009.
DOI : 10.1109/MDT.2009.39

O. Thomas, M. Belleville, ;. V. Liot, and P. Flatresse, Method and Device for Adapting the Voltage of a MOS Transistor Bulk, pp.983-985, 2009.

R. Gallager, Low-density parity-check codes, IEEE Transactions on Information Theory, vol.8, issue.1, 1962.
DOI : 10.1109/TIT.1962.1057683

N. Moubdi, P. Maurine, R. Wilson, N. Azemard, S. Engels et al., Voltage Scaling and Body Biasing Methodology for High Performance Hardwired Design Method of MTCMOS Power Switch for Low-Voltage High-speed LSIs ARM 1176 implementation in SOI 45nm technology and silicon measurement, IEEE International Conference on ICICDT, pp.82-85113, 1999.

P. Urard, E. Yeo, L. Paumier, P. Georgelin, T. Michel et al., A 135Mb/s DVB-S2 compliant codec based on 64800b LDPC and BCH codes, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005., pp.446-447, 2005.
DOI : 10.1109/ISSCC.2005.1494061

P. Urard, L. Paumier, V. Heinrich, N. Raina, and N. Chawla, A 360mW 105Mb/s DVB-S2 Compliant Codec based on 64800b LDPC and BCH Codes enabling Satellite-Transmission Portable Devices, 2008 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp.310-311, 2008.
DOI : 10.1109/ISSCC.2008.4523181/mm1

C. J. Akl and M. A. Bayoumi, Reducing wakeup latency and energy of MTCMOS circuits via keeper insertion, Proceeding of the thirteenth international symposium on Low power electronics and design, ISLPED '08, 2008.
DOI : 10.1145/1393921.1393942

S. Henzler, T. Nirschi, C. Pacha, and P. Spindler, Dynamic state-retention flip-flop for fine-grained sleep-transistor scheme " European Solid-State Circuits Conference, pp.145-148, 2005.

C. Agostino, J. Le-coz, P. Flatresse, E. Beigne, and M. Belleville, An Accurate Approach for Statistical Estimation of Leakage Current Considering Multi- Parameter Process Variations in Nanometer CMOS Technologies, Brevet et publications Brevet déposé « Circuit de polarisation dynamique du substrat d'un transistor » FR10/03656 US13/232.529 Conférences internationales IEEE avec acte, pp.427-430, 2009.

J. Lec-'10b-]-le-coz, A. Valentian, P. Flatresse, and M. Belleville, Power Switch Optimization and Sizing in 65nm PD-SOI Considering Supply Voltage Noise, pp.186-189, 2010.

D. Croain and P. Urard, Comparison of 65nm LP bulk and LP PD-SOI with adaptive power gate body bias for an LDPC codec, ISSCC, pp.336-337, 2011.

J. Lec-'11b-]-le-coz, P. Flatresse, S. Clerc, A. Valentian, and M. Belleville, 65nm PD-SOI Glitch-Free Retention Flip-Flop for MTCMOS Power Switch applications, ICICDT, pp.1-4, 2011.

C. Lec-'10a-]-le-coz, J. Valentian, A. Flatresse, P. Belleville, and M. , Power Switch Optimization in 65nm PDSOI Considering Physical Implementation Constraints, EuroSOI, 2010.