Custom Operator Identification for High-level Synthesis

Chenglong Xiao 1
1 CAIRN - Energy Efficient Computing ArchItectures with Embedded Reconfigurable Resources
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
Abstract : It is increasingly common to see custom operators appear in various fields of circuit design. Custom operators that can be implemented in special hardware units make it possible to reduce code size, improve performance and reduce area. In this thesis, we propose a design flow based on custom operator identification for high-level synthesis. The key issues involved in the design flow are: automatic enumeration and selection of custom operators from a given high-level application code and re-generation of the source code incorporating the selected custom operators. Unlike the previously proposed approaches, our design flow is quite adaptable and is independent of high-level synthesis tools (i.e., without modifying the scheduling and binding algorithms in high-level synthesis tools). Experimental results show that our approach achieves on average 19%, and up to 37% area reduction, compared to a traditional high-level synthesis. Meanwhile, the latency is reduced on average by 22%, and up to 59%. Furthermore, on average 74% and up to 81% code size reduction can be achieved.
Document type :
Theses
Complete list of metadatas

Cited literature [83 references]  Display  Hide  Download

https://tel.archives-ouvertes.fr/tel-00759040
Contributor : Emmanuel Casseau <>
Submitted on : Thursday, November 29, 2012 - 6:20:38 PM
Last modification on : Wednesday, December 18, 2019 - 5:22:02 PM
Long-term archiving on: Saturday, December 17, 2016 - 6:09:24 PM

Identifiers

  • HAL Id : tel-00759040, version 1

Citation

Chenglong Xiao. Custom Operator Identification for High-level Synthesis. Electronics. Université Rennes 1, 2012. English. ⟨NNT : 2012REN1E005⟩. ⟨tel-00759040⟩

Share

Metrics

Record views

425

Files downloads

625