.. Construction-du-modèle-du-système-bouclé, 63 3.3.1 Prise en compte des phases de lecture et d'´ ecriture des entrées, p.64

R. Alur, C. Courcoubetis, and D. Dill, Model-checking for real-time systems, Proceedings of 5th Annual IEEE Symposium on Logic in Computer Science, LICS'90, pp.414-425, 1990.

N. Bauer, S. Engell, R. Huuck, S. Lohmann, B. Lukoschus et al., Stursberg : Verification of PLC programs given as sequential function charts, LNCS, vol.3147, pp.517-540, 2004.

G. Behrmann, R. David, and K. Larsen, A tutorial on UPPAAL. LNCS, Formal Methods for the Design of Real-Time Systems, pp.200-236, 2004.

J. Bengtsson, K. Larsen, F. Larsson, P. Pettersson, and W. Yi, UPPAAL ? a tool suite for automatic verification of real-time systems, LNCS, vol.1066, pp.232-243, 1996.

S. Berezin, Model Checking and Theorem Proving : a Unified Framework, Thèse de doctorat, 2002.

J. C. Campos and J. Machado, Pattern-based Analysis of Automated Production Systems, Proc. of the 13th IFAC Symposium on Information Control Problems in Manufacturing , INCOM'09, 2009.
DOI : 10.3182/20090603-3-RU-2001.0425

B. Denis, J. Lesage, and Z. J. Orozco, Performance verification of discrete event systems using hybrid model-checking, Proceedings of 2nd IFAC Conference on Analysis and Design of Hybrid Systems, ADHS'06, pp.365-370, 2006.
URL : https://hal.archives-ouvertes.fr/hal-00362626

G. Frey and L. Litz, Formal methods in PLC programming, SMC 2000 Conference Proceedings. 2000 IEEE International Conference on Systems, Man and Cybernetics. 'Cybernetics Evolving to Systems, Humans, Organizations, and their Complex Interactions' (Cat. No.00CH37166), pp.2431-2436, 2000.
DOI : 10.1109/ICSMC.2000.884356

V. Gourcuff, O. De-smet, and J. , Faure : Improving large-sized PLC programs verification using abstractions, IFAC World congress, 2008.

H. Hanisch, J. Thieme, O. Luder, and A. Wienhold, Modeling of PLC behavior by means of timed net condition/event systems, 1997 IEEE 6th International Conference on Emerging Technologies and Factory Automation Proceedings, EFTA '97, pp.391-396, 1997.
DOI : 10.1109/ETFA.1997.616302

T. A. Henzinger, Z. Manna, and A. Pnueli, Timed transition systems, LNCS, Real Time : Theory in Practice, pp.226-251, 1992.
DOI : 10.1007/BFb0031995

T. A. Henzinger, X. Nicollin, J. Sifakis, and S. Yovine, Symbolic model checking for real-time systems, [1992] Proceedings of the Seventh Annual IEEE Symposium on Logic in Computer Science, pp.394-406, 1992.
DOI : 10.1109/LICS.1992.185551

A. Janowska and P. Janowski, Slicing of timed automata with discrete data, Fundamenta Informaticae, vol.72, issue.1-3, pp.181-195, 2006.

Z. and J. Orozco, Vérification de propriétés quantitatives des systèmes logiques par model-checking hybride, Thèse de doctorat, 2008.

S. Lamperiere-couffin and J. Lesage, Formal Verification of the Sequential Part of PLC Programs, Proc. of the 5th Workshop on Discrete Event Systems, pp.247-254, 2000.
DOI : 10.1007/978-1-4615-4493-7_25

K. Larsen, P. Pettersson, and W. Yi, Uppaal in a nutshell, International Journal on Software Tools for Technology Transfer, vol.1, issue.1-2, pp.134-152, 1997.
DOI : 10.1007/s100090050010

M. Lindahl, P. Pettersson, and W. Yi, Formal design and analysis of a gear controller, Proceedings of 4th International Workshop on Tools and Algorithms for the Construction and Analysis of Systems, pp.281-297, 1998.
DOI : 10.1007/BFb0054178

J. Machado, Influence de la prise en compte d'un modèle de processus en vérification formelle des SystèmesSystèmesà Evénements Discrets, Thèse de doctorat, 2006.

J. Machado, B. Denis, and J. Lesage, A generic approach to build plant models for DES verification purposes, Proc. of 8th International Workshop on Discrete Event Systems (WODES), 2006.
URL : https://hal.archives-ouvertes.fr/hal-00373168

J. Machado, B. Denis, J. Lesage, J. Faure, J. F. Et et al., LOGIC CONTROLLERS DEPENDABILITY VERIFICATION USING A PLANT MODEL, Proc. of 3rd IFAC Workshop on Discrete-Event System Design (DESDes), pp.37-42, 2006.
DOI : 10.3182/20060926-3-PL-4904.00007

URL : https://hal.archives-ouvertes.fr/hal-00361815

J. Machado, B. Denis, and J. Lesage, Formal verification of industrial controllers : with or without a plant model, Proc. of 7th Portuguese Conference on Automatic Control, CONTROLO'06, 2006.
URL : https://hal.archives-ouvertes.fr/hal-00373211

A. Mader and H. Wupper, Timed automaton models for simple programmable logic controllers, Proceedings of 11th Euromicro Conference on Real-Time Systems. Euromicro RTS'99, pp.114-122, 1999.
DOI : 10.1109/EMRTS.1999.777456

M. Perin and J. Faure, Building Meaningful Timed Plant Models for Verification Purposes, Proceedings of the 13th IFAC Symposium on information control problems in manufacturing, INCOM'09, pp.970-975, 2009.
DOI : 10.3182/20090603-3-RU-2001.0420

URL : https://hal.archives-ouvertes.fr/hal-00379421

M. Perin and J. Faure, Analyse prévisionnelle des fautes des systèmes embarqués discrets par vérification model-based, Actes de la Conférence Internationale Francophone d'Automatique, p. CDRom paper n ? 381, 2008.

M. Perin and J. Faure, Building meaningful timed models of closed-loop DES for verification purposes, Control Engineering Practice, vol.21, issue.11, 2012.
DOI : 10.1016/j.conengprac.2012.05.002

URL : https://hal.archives-ouvertes.fr/hal-00753809

P. Pettersson, Modelling and Verification of Real-Time Systems Using Timed Automata : Theory and Practice, Thèse de doctorat, 1999.

A. Philippot and M. , Sayed Mouchaweh et V. Carré-Ménétrier : Modelling of a discrete manufacturing system by parts of plant, 13th IFAC Symposium on Information Control Problem in Manufacturing, 2009.

J. Provost, J. Roussel, and J. , Translating Grafcet specifications into Mealy machines for conformance test purposes, Control Engineering Practice, vol.19, issue.9, pp.947-957, 2011.
DOI : 10.1016/j.conengprac.2010.10.001

URL : https://hal.archives-ouvertes.fr/hal-00547891

A. Rabinovich, Complexity of equivalence problems for concurrent systems of finite agents. Information and computation, pp.111-129, 1997.

B. Rohée, B. Riera, V. Carré-ménétrier, and J. Roussel, A METHODOLOGY TO DESIGN AND CHECK A PLANT MODEL, Proceedings of 3rd IFAC Workshop on Discrete- Event System Design (DESDes'06), pp.246-250, 2006.
DOI : 10.3182/20060926-3-PL-4904.00041

O. Rossi and P. Schnoebelen, Formal modeling of timed function blocks for the automatic verification of ladder diagram programs, Proc. of the 4th International Conference Automation of Mixed Processes (ADPM'00), pp.177-182, 2000.

J. Roussel and J. Lesage, Validation and verification of grafcets using state machine, Proc. of IMACS-IEEE " CESA'96 " IMACS-IEEE " CESA'96, pp.758-764, 1996.
URL : https://hal.archives-ouvertes.fr/hal-00353188

S. Ruel, ´ Evaluation des bornes des performances temporelles des Architectures d'Automatisation en Réseau par preuves itératives de propriétés logiques, Thèse de doctorat, ´ Ecole Doctorale Sciences Pratiques, 2009.

O. Stursberg and S. Lohmann, Analysis of Logic Controllers by Transformation of SFC into Timed Automata, Proceedings of the 44th IEEE Conference on Decision and Control, pp.7720-7725, 2005.
DOI : 10.1109/CDC.2005.1583409