T. Abdellatif, J. Combaz, and J. Sifakis, Model-based implementation of real-time applications, Proceedings of the tenth ACM international conference on Embedded software, EMSOFT '10, pp.229-238, 2010.
DOI : 10.1145/1879021.1879052

A. Agrawal, G. Simon, and G. Karsai, Semantic Translation of Simulink/Stateflow Models to Hybrid Automata Using Graph Transformations, International Workshop on Graph Transformation and Visual Modeling Techniques, p.2004, 2004.
DOI : 10.1016/j.entcs.2004.02.055

C. André, Synccharts: a visual representation of reactive behaviors, 1996.

A. Basu, Component-based Modeling of Heterogeneous Real-time Systems in BIP, 2008.
URL : https://hal.archives-ouvertes.fr/tel-00527491

A. Basu, P. Bidinger, M. Bozga, and J. Sifakis, Distributed Semantics and Implementation for Systems with Interaction and Priority, Proceedings of the 28th IFIP WG 6.1 international conference on Formal Techniques for Networked and Distributed Systems, pp.116-133, 2008.
DOI : 10.1007/978-3-540-30101-1_15

URL : https://hal.archives-ouvertes.fr/hal-00359261

A. Basu, M. Bozga, S. Bensalem, B. Caillaud, B. Delahaye et al., Statistical Abstraction and Model-Checking of Large Heterogeneous Systems, Proc 30th International Conference on Formal Techniques for Distributed Systems, pp.32-46, 2010.
DOI : 10.1007/978-3-642-13464-7_4

URL : https://hal.archives-ouvertes.fr/hal-01055148

A. Basu, M. Bozga, and J. Sifakis, Modeling Heterogeneous Real-time Components in BIP, Fourth IEEE International Conference on Software Engineering and Formal Methods (SEFM'06), pp.3-12, 2006.
DOI : 10.1109/SEFM.2006.27

URL : https://hal.archives-ouvertes.fr/hal-00375298

A. Basu, M. Gallien, C. Lesire, T. Nguyen, S. Bensalem et al., Incremental Component-Based Construction and Verification of a Robotic System, European Conference on Artificial Intelligence ECAI'08 Proceedings, pp.631-635, 2008.

A. Basu, L. Mounier, M. Poulhì-es, J. Pulou, and J. Sifakis, Using BIP for Modeling and Verification of Networked Systems -- A Case Study on TinyOS-based Networks, Sixth IEEE International Symposium on Network Computing and Applications (NCA 2007), pp.257-260, 2007.
DOI : 10.1109/NCA.2007.52

S. Bensalem, M. Bozga, T. Nguyen, and J. Sifakis, D-Finder: A Tool for Compositional Deadlock Detection and Verification, Proceedings of the 21st International Conference on Computer Aided Verification, CAV '09, pp.614-619, 2009.
DOI : 10.1007/978-3-642-02658-4_45

URL : https://hal.archives-ouvertes.fr/hal-00722550

A. Benveniste and G. Berry, The synchronous approach to reactive and real-time systems, Proceedings of the IEEE, pp.1270-1282, 1991.
DOI : 10.1109/5.97297

URL : https://hal.archives-ouvertes.fr/inria-00075115

A. Benveniste, B. Caillaud, L. P. Carloni, P. Caspi, and A. L. Sangiovanni-vincentelli, Composing heterogeneous reactive systems, ACM Transactions on Embedded Computing Systems, vol.7, issue.4, pp.1-4336, 2008.
DOI : 10.1145/1376804.1376811

URL : https://hal.archives-ouvertes.fr/inria-00555841

A. Benveniste, P. Caspi, S. A. Edwards, N. Halbwachs, P. L. Guernic et al., The synchronous languages twelve years later, Proceedings of the IEEE, pp.64-83, 2003.

A. Benveniste, P. L. Guernic, and P. Aubry, Compositionality in Dataflow Synchronous Languages: Specification and Distributed Code Generation, Information and Computation, vol.163, issue.1, 1997.
DOI : 10.1006/inco.2000.9999

A. Benveniste, P. L. Guernic, and C. Jacquemot, Synchronous programming with events and relations: the SIGNAL language and its semantics, Science of Computer Programming, vol.16, issue.2, pp.103-149, 1991.
DOI : 10.1016/0167-6423(91)90001-E

G. Berry, P. Couronne, and G. Gonthier, Synchronous programming of reactive systems: an introduction to esterel The Netherlands, The Netherlands, Proceedings of the first Franco-Japanese Symposium on Programming of future generation computers, pp.35-56, 1988.

L. Besnard, T. Gautier, P. L. Guernic, and J. Talpin, Compilation of Polychronous Data Flow Equations, Synthesis of Embedded Software, pp.1-40, 2010.
DOI : 10.1007/978-1-4419-6400-7_1

URL : https://hal.archives-ouvertes.fr/inria-00540493

S. Bliudze and J. Sifakis, The Algebra of Connectors—Structuring Interaction in BIP, IEEE Transactions on Computers, vol.57, issue.10, pp.1315-1330, 2008.
DOI : 10.1109/TC.2008.26

B. Bonakdarpour, M. Bozga, M. Jaber, J. Quilbeuf, and J. Sifakis, From high-level component-based models to distributed implementations, Proceedings of the tenth ACM international conference on Embedded software, EMSOFT '10, pp.209-218, 2010.
DOI : 10.1145/1879021.1879049

URL : https://hal.archives-ouvertes.fr/hal-00557792

M. Bozga, Component-based Design of Real-time Systems, 2009.

M. Bozga, M. Jaber, and J. Sifakis, Source-to-source architecture transformation for performance optimization in bip
URL : https://hal.archives-ouvertes.fr/hal-00722520

M. Bozga and E. Sifakis, Issues on memory-management for component-based systems, Exploiting Concurrency Efficiently and Correctly, 2010.

M. D. Bozga, V. Sfyrla, and J. Sifakis, Modeling synchronous systems in BIP, Proceedings of the seventh ACM international conference on Embedded software, EMSOFT '09, pp.77-86, 2009.
DOI : 10.1145/1629335.1629347

URL : https://hal.archives-ouvertes.fr/hal-00722479

L. P. Carloni, S. Member, K. L. Mcmillan, and A. L. Sangiovanni-vincentelli, Theory of latency-insensitive design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.20, issue.9, pp.1059-1076, 2001.
DOI : 10.1109/43.945302

P. Caspi and A. Girault, Execution of distributed reactive systems, Proceedings of the First International Euro-Par Conference on Parallel Processing, Euro-Par '95, pp.15-26, 1995.
DOI : 10.1007/BFb0020452

P. Caspi, A. Girault, and D. Pilaud, Automatic distribution of reactive systems for asynchronous networks of processors, IEEE Transactions on Software Engineering, vol.25, issue.3, pp.416-427, 1999.
DOI : 10.1109/32.798329

URL : https://hal.archives-ouvertes.fr/inria-00073196

M. Y. Chkouri, A. Robert, M. Bozga, and J. Sifakis, Models in software engineering. chapter Translating AADL into BIP -Application to the Verification of Real-Time Systems, pp.5-19, 2009.

A. Cohen, M. Duranton, C. Eisenbeis, C. Pagetti, F. Plateau et al., -synchronous Kahn networks, ACM SIGPLAN Notices, vol.41, issue.1, pp.180-193, 2006.
DOI : 10.1145/1111320.1111054

URL : https://hal.archives-ouvertes.fr/hal-01158082

A. Cohen, M. Duranton, C. Eisenbeis, C. Pagetti, F. Plateau et al., -synchronous Kahn networks, ACM SIGPLAN Notices, vol.41, issue.1, pp.180-193, 2006.
DOI : 10.1145/1111320.1111054

URL : https://hal.archives-ouvertes.fr/hal-01158082

P. Combes, D. Harel, and H. Kugler, Modeling and verification of a telecommunication application using live sequence charts and the play-engine tool, Proc. ATVA 2005, number 3707 in LNCS, pp.414-428, 2005.

F. Commoner, A. W. Holt, S. Even, and A. Pnueli, Marked directed graphs, Journal of Computer and System Sciences, vol.5, issue.5, pp.511-523, 1971.
DOI : 10.1016/S0022-0000(71)80013-2

J. Eidson, M. Fischer, and J. White, IEEE 1588 standard for a precision clock synchronization protocol for networked measurement and control systems, 2nd ISA/IEEE Sensors for Industry Conference,, pp.243-254, 2002.
DOI : 10.1109/SFICON.2002.1159815

J. Eker, J. Janneck, E. A. Lee, J. Liu, X. Liu et al., Taming heterogeneity - the Ptolemy approach, Proceedings of the IEEE, pp.127-144, 2003.
DOI : 10.1109/JPROC.2002.805829

A. Gamatié, T. Gautier, P. L. Guernic, and J. Talpin, Polychronous design of embedded real-time applications, ACM Transactions on Software Engineering and Methodology, vol.16, issue.2, 2007.
DOI : 10.1145/1217295.1217298

G. Gössler and J. Sifakis, Composition for component-based modeling, Science of Computer Programming, vol.55, issue.1-3, pp.161-183, 2005.
DOI : 10.1016/j.scico.2004.05.014

N. Halbwachs, About synchronous programming and abstract interpretation, SCP, vol.31, issue.1, pp.75-89, 1998.
DOI : 10.1007/3-540-58485-4_40

URL : http://dx.doi.org/10.1016/s0167-6423(96)00041-x

N. Halbwachs, Synchronous programming of reactive systems, a tutorial and commented bibliography, Tenth International Conference on Computer-Aided Verification, CAV'98, 1998.

N. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud, The synchronous data flow programming language LUSTRE, Proceedings of the IEEE, vol.79, issue.9, pp.1305-1320, 1991.
DOI : 10.1109/5.97300

N. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud, The synchronous dataflow programming language lustre, Proceedings of the IEEE, pp.1305-1320, 1991.

R. Harper and C. Stone, A type-theoretic interpretation of standard ml, Proof, Language and Interaction: Essays in Honour of Robin Milner, 1998.

M. W. Heath, W. P. Burleson, and I. G. Harris, Synchro-Tokens: A Deterministic GALS Methodology for Chip-Level Debug and Test, IEEE Transactions on Computers, vol.54, issue.12, pp.1532-1546, 2005.
DOI : 10.1109/TC.2005.203

G. Kahn, The semantics of a simple language for parallel programming, Information processing, pp.471-475, 1974.

K. G. Larsen, U. Nyman, and A. Wasowski, Modal I/O Automata for Interface and Product Line Theories, Proceedings of the 16th European conference on Programming, ESOP'07, pp.64-79, 2007.
DOI : 10.1007/978-3-540-71316-6_6

URL : http://vbn.aau.dk/ws/files/16109957/ESOP2007withappendix.pdf

P. , L. Guernic, T. Gautier, M. L. Borgne, and C. L. Maire, Programming real-time applications with signal, Proceedings of the IEEE, pp.1321-1336, 1991.
URL : https://hal.archives-ouvertes.fr/inria-00540460

E. A. Lee and D. G. Messerschmitt, Synchronous data flow, Proceedings of the IEEE, vol.75, issue.9, pp.310-315, 1987.
DOI : 10.1109/PROC.1987.13876

E. A. Lee and A. Sangiovanni-vincentelli, The tagged signal model -a preliminary version of a denotational framework for comparing models of computation, 1996.

R. Lublinerman and S. Tripakis, Modularity vs. reusability, Proceedings of the conference on Design, automation and test in Europe, DATE '08, pp.1504-1509, 2008.
DOI : 10.1145/1403375.1403736

F. Maraninchi and T. Bouhadiba, 42, Proceedings of the 6th international conference on Generative programming and component engineering , GPCE '07, pp.53-62, 2007.
DOI : 10.1145/1289971.1289981

URL : https://hal.archives-ouvertes.fr/hal-00294153

F. Maraninchi and Y. Rémond, Argos: an automaton-based synchronous language, Computer Languages, vol.27, issue.1-3, pp.61-92, 2001.
DOI : 10.1016/S0096-0551(01)00016-9

URL : https://hal.archives-ouvertes.fr/hal-00273055

N. Marian and S. Top, Integration of Simulink Models with Component-based Software Models, Advances in Electrical and Computer Engineering, 2008.
DOI : 10.4316/aece.2008.02001

B. Meenakshi, A. Bhatnagar, and S. Roy, Tool for Translating Simulink Models into Input Language of a Model Checker, In ICFEM, pp.606-620, 2006.
DOI : 10.1007/11901433_33

S. B. Bourgos and A. Basu, Integrating architectural constraints in application software by source-to-source transformation in bip, 2010.

D. Potop-butucaru and B. Caillaud, Correct-by-Construction Asynchronous Implementation of Modular Synchronous Specifications, Fifth International Conference on Application of Concurrency to System Design (ACSD'05), pp.131-159, 2007.
DOI : 10.1109/ACSD.2005.10

D. Potop-butucaru, B. Caillaud, and A. Benveniste, Concurrency in Synchronous Systems, Formal Methods in System Design, vol.18, issue.2, pp.111-130, 2006.
DOI : 10.1007/s10703-006-7844-8

URL : https://hal.archives-ouvertes.fr/inria-00124252

D. Potop-butucaru, R. De-simone, and Y. Sorel, Necessary and sufficient conditions for deterministic desynchronization, Proceedings of the 7th ACM & IEEE international conference on Embedded software , EMSOFT '07, pp.124-133, 2007.
DOI : 10.1145/1289927.1289950

URL : https://hal.archives-ouvertes.fr/inria-00137885

D. Potop-butucaru, R. De-simone, Y. Sorel, and J. Talpin, Clock-driven distributed realtime implementation of endochronous synchronous programs, Proceedings of the seventh ACM international conference on Embedded software, EMSOFT '09, pp.147-156, 2009.
URL : https://hal.archives-ouvertes.fr/inria-00485007

N. Scaife, C. Sofronis, P. Caspi, S. Tripakis, and F. Maraninchi, Defining and translating a "safe" subset of simulink/stateflow into lustre, Proceedings of the fourth ACM international conference on Embedded software , EMSOFT '04, pp.259-268, 2004.
DOI : 10.1145/1017753.1017795

V. Sfyrla, G. Tsiligiannis, I. Safaka, M. Bozga, and J. Sifakis, Compositional translation of simulink models into synchronous BIP, International Symposium on Industrial Embedded System (SIES), pp.217-220, 2010.
DOI : 10.1109/SIES.2010.5551374

URL : https://hal.archives-ouvertes.fr/hal-00558040

J. Sifakis, A framework for component-based construction extended abstract, Proceedings of the Third IEEE International Conference on Software Engineering and Formal Methods, pp.293-300, 2005.

G. Smeding and G. Goessler, Modal flow graphs to petri nets

C. Sofronis, Embedded Code Generation from High-Level Heterogeneous Components, 2006.
URL : https://hal.archives-ouvertes.fr/tel-00329534

S. Tripakis, C. Sofronis, P. Caspi, and A. Curic, Translating discrete-time simulink to lustre, ACM Transactions on Embedded Computing Systems, vol.4, issue.4, pp.779-818, 2005.
DOI : 10.1145/1113830.1113834