L. Lolis, Bandpass Sampling Rx System Design Issues and Architecture Comparison for Low Power RF StandardsImpact of PLL 1/f2 and White Phase Noise in RF Bandpass Sampling ProcessingUltra Low Power Bandpass Sampling Architectures Using Lamb Wave Filters, System design of bandpass sampling RF receivers Circuits and Systems Circuits and Systems Circuits and Systems Bandpass Sampling Architecture Analysis for ULP Standards based on a Novel System Design Methodology Future Network and Mobile Summit Conference, pp.691-694, 2009.

-. Patent, M. Lolis, . Pélissier1-]-e, and . Jovanov, All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS Solid-State CircuitsThe software radio architectureAn 800-MHz-6-GHz Software-Defined Wireless Receiver in 90-nm CMOS Solid-State CircuitsThe Path to the Software-Defined Radio Receiver Solid-State CircuitsDiscrete-Time Mixing Receiver Architecture for RF-Sampling Software- Defined Radio Solid-State Circuits Discrete Time Signal Processing [8] R. Strichartz, A Guide to Distribution Theory and Fourier TransformsCertain Topics in Telegraph Transmission Theory American Institute of Electrical Engineers, Transactions of theCommunication in the Presence of NoiseThe theory of bandpass samplingComparison of charge sampling and voltage samplingPerformance analysis of general charge samplingA 900-MHz RF front-end with integrated discrete-time filtering Solid-State CircuitsA discrete time quad-band GSM/GPRS receiver in a 90nm digital CMOS processA Scalable 2.4-to-2.7GHz Wi-Fi/WiMAX Discrete -Time Receiver in 65nm CMOS," presented at the Digest of Technical Papers. ISSCCA Programmable Complex FIR Filter with Integrated MEMS Filter for Front-end Charge Sampling Receiver4-GHz RF sampling receiver front-end in 0 Solid-State CircuitsOptimized multistandard RF subsampling receiver architectureA concurrent quadrature sub-sampling mixer for multiband receiversComplex signal processing is not complex, Dispositif et procédé de réception de signaux RF basée sur une architecture hétérodyne à sous-échantillonnage IF complexe " France Patent 09 59216 WBAN System for Ambulatory Monitoring of Physical Activity and Health Status: Applications and Challenges Engineering in Medicine and Biology Society, 2005. IEEE-EMBS 2005. 27th Annual International Conference of the Circuits and Systems Proceedings of the 43rd IEEE Midwest Symposium on13] X. Gang and Y. Jiren Circuits and Systems II: Express Briefs, IEEE Transactions on [see also Circuits and Systems II: Analog and Digital Signal Processing Custom Integrated Circuits Conference, 2005. Proceedings of the IEEE 2005 Electronics, Circuits and Systems ICECS '06. 13th IEEE International Conference on Circuit Theory and Design Circuits and Systems I: Regular Papers, IEEE Transactions on [Circuits and Systems I: Fundamental Theory and Applications Solid-State Circuits Conference Digest of Technical Papers, pp.3810-3813, 1928.

H. T. Friis and C. P. Moreira, A mixed-signal design roadmapA Novel Ultra-Low Power (ULP) Low Noise Amplifier using Differential Inductor FeedbackDesign of the Input Matching Network of RF CMOS LNAs for Low- Power Operation Circuits and Systems I: Regular PapersA CMOS 5-GHz micro-power LNA," in Radio Frequency integrated Circuits (RFIC) Symposium Digest of PapersA fully monolithic 260-/spl mu/W, 1-GHz subthreshold low noise amplifier Microwave and Wireless Components LettersCurrent-Reused Ultra Low Power, Low Noise LNA+Mixer Microwave and Wireless Components Letters4 GHz CMOS ultra low power low noise amplifier design with 65 nm CMOS technologyA Subthreshold Low-Noise Amplifier Optimized for Ultra-Low-Power Applications in the ISM Band Microwave Theory and TechniquesA CMOS passive mixer with low flicker noise for lowpower direct-conversion receiver Solid-State CircuitsLow voltage performance of a microwave CMOS Gilbert cell mixer Solid-State CircuitsA low-power oscillator mixer in 018-/spl mu/m CMOS technology Microwave Theory and TechniquesA Low LO Power Mixer Utilizing the Body Effect Microwave and Wireless Components LettersA Weak-Inversion Low-Power Active Mixer for 2.4 GHz ISM Band Applications Microwave and Wireless Components LettersA 0.6V 380uW -14dBm LO-input 2.4GHz double-balanced currentreusing single-gate CMOS mixer with cyclic passive combiner," in Solid-State Circuits Conference -Digest of Technical PapersA Low Voltage Mixer With Improved Noise Figure Microwave and Wireless Components LettersDiscrete-Time Mixing Receiver Architecture with Wideband Harmonic Rejection," presented at the Digest of Technical Papers. ISSCCA CMOS GSM IF-sampling circuit with reduced in-channel aliasing Solid-State CircuitsA 3-V 230-MHz CMOS decimation subsampler Circuits and Systems II: Analog and Digital Signal ProcessingImplementation of reconfigurable transceiver based on digital IF for multiple wideband CDMA signalsAn RF sampling downconversion filter for a receiver front-endA CMOS quadrature charge-domain sampling circuit with 66-dB SFDR up to 100 MHz Circuits and Systems I: Regular PapersAn 800MHz to 5GHz Software-Defined Radio Receiver in 90nm CMOS Digest of Technical PapersA 1.2-mW CMOS frequency synthesizer with fully-integrated LC VCO for 400-MHz medical implantable transceiversA dual loop dual VCO CMOS PLL using a novel coarse tuning technique for DTV," in Solid-State and Integrated-Circuit TechnologyA Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Eliminated and PD/CP Noise is Not Multiplied by N² Solid-State CircuitsA ??? Fractional-N Synthesizer With Customized Noise Shaping for WCDMA/HSDPA Applications Solid-State CircuitsAn Ultra-low-Power Quadrature PLL in 130nm CMOS for Impulse Radio ReceiversDesigning ultra-low voltage PLL Using a bulk-driven techniqueIntegrated VCO Design for MICS TransceiversA 14mW Fractional-N PLL Modulator with an Enhanced Digital Phase Detector and Frequency Switching SchemeFrequency synthesis for a low-power 2.4 GHz receiver using a BAW oscillator and a relaxation oscillatorA Low-Noise Wide-BW 3.6-GHz Digital \Delta \Sigma Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation Solid-State CircuitsA 10MHz to 600MHz low jitter CMOS PLL for clock multiplicationLow-Spur, Low-Phase-Noise Clock Multiplier Based on a Combination of PLL and Recirculating DLL With Dual-Pulse Ring Oscillator and Self-Correcting Charge Pump Solid-State CircuitsA 90?W 12MHz Relaxation Oscillator with a -162dB FOM Solid-State CircuitsSolidly mounted bulk acoustic wave filters for the GHz frequency rangeIntermediate frequency lamb wave coupled resonator filters for RF receiver architectures, Noise Figures of Radio Receivers Proceedings of the IRE Design and Test of Integrated Systems in Nanoscale Technology DTIS 2006. International Conference on Electronics Letters5V 2?9.6 GHz Inductorless Low-Noise Amplifier in 0.13 um CMOS Proceedings of the 32nd European Solid-State and Integrated-Circuit Technology 9th International Conference on Vehicular Technology Conference Circuits and Systems 47th Midwest Symposium on IEEE Transactions on [Circuits and Systems I: Fundamental Theory and Applications Solid-State Circuits ConferenceWibree -System Study V2," ed: CSEM -Rapport interneIEEE Std 802.15.4: Wireless Medium Access Control (MAC) and Physical Layer (PHY) Specifications for Low-Rate Wireless Personal Area Networks (WPANs)," ed. [52] A. Italia and G. Palmisano Radio Frequency Integrated Circuits Symposium 9th International Conference on Biomedical Circuits and Systems Conference ESSCIRC, 2009. ESSCIRC '09. Proceedings of Custom Integrated Circuits Conference Solid-State Circuits Conference Solid State Circuits Conference Solid-State and Integrated-Circuit Technology 9th International Conference on Solid-State Circuits Conference Digest of Technical Papers. IEEE InternationalHigh-Q MEMS for wireless integrated circuits Telecommunications in Modern Satellite, Cable and Broadcasting Service TELSIKS 2001. 5th International Conference on Microwave Conference Ultrasonics Symposium, 2002. Proceedings Multistandard RF Receiver Front-End Using a Reconfigurable FBAR Filter Circuits and SystemsA New Method to Reconfigure BAW-SMR Filters Using CMOS Transistors Microwave SymposiumDesign of Integrated, Low Power, Radio Receivers in BiCMOS Technologies 37th European Solid State Device Research ConferenceEtude des résonateurs MEMS à ondes de Lamb ? Application au filtrage en fréquence intermédiaire dans les récepteurs de radiotélécommunication, pp.419-422, 1944.

H. Wachi, Small and low-loss IF SAW filters using zinc oxide film on quartz substrateA Widely-tunable Reconfigurable CMOS Analog Baseband IC for Software-Defined Radio," presented at the Digest of Technical PapersTechniques d'échantillonnage des signaux radio et influence des MEMS dans un récepteur multi mode reconfigurableA low noise quadrature subsampling mixer, High attenuation SAW IF filter for digital terrestrial TV Circuits and Systems IEEE International Symposium onDirect RF sampling mixer with recursive filtering in charge domain Circuits and Systems Proceedings of the 2004 International Symposium on, pp.811-816, 2001.

L. Bin, Analog-to-digital converters, IEEE Signal Processing Magazine, vol.22, issue.6, pp.69-77, 1997.
DOI : 10.1109/MSP.2005.1550190

J. Available and . Hu, A fully-differential zero-crossing-based 1.2V 10b 26MS/s pipelined ADC in 65nm CMOS," in VLSI CircuitsHighly Interleaved 5b 250MS/s ADC with Redundant Channels in 65nm CMOSA 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS processA 6-bit 50-MS/s threshold configuring SAR ADC in 90-nm digital CMOS," in VLSI CircuitsA 12b 11MS/s successive approximation ADC with two comparators in 0.13μm CMOS," in VLSI CircuitsA 5b 800MS/s 2mW asynchronous binary-search ADC in 65nm CMOS," in Solid-State Circuits Conference -Digest of Technical PapersA 1V 11fJ/conversion-step 10bit 10MS/s asynchronous SAR ADC in 0.18µm CMOSA 9-bit 150-MS/s 1.53-mW subranged SAR ADC in 90-nm CMOS2GS/s 4-times interleaved fully dynamic pipelined ADC in 40nm digital CMOS," in Solid-State Circuits Conference Digest of Technical Papers (ISSCC)/sup> CMOS SAR ADC achieving over 90dB SFDRA 30fJ/conversion-step 8b 0-to-10MS/s asynchronous SAR ADC in 90nm CMOSA 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation, 44-mW pipelined ADC using dynamic residue amplification VLSI Circuits IEEE Symposium on Solid-State Circuits Conference VLSI Circuits VLSI Circuits 2010 IEEE Symposium on VLSI Circuits (VLSIC), 2010 IEEE Symposium on Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International RF System Design of Transceivers for Wireless CommunicationsOptimal distribution of the RF front-end system specifications to the RF front-end circuit blocks Circuits and Systems ISCAS '04. Proceedings of the 2004 International Symposium on [99] H.-S. Yap, "Designing to digital wireless specifications using Circuit Envelope simulation Microwave Conference Asia-Pacific, pp.216-217, 1997.

N. Trung-kien, A low-power CMOS direct conversion receiver with 3-dB NF and 30-kHz flicker-noise corner for 915-MHz band IEEE 802.15.4 ZigBee standard, Microwave Theory and Techniques, pp.735-741, 2006.
DOI : 10.1109/TMTT.2005.862636

C. Condemine, Contributions à La Conception de Microsystèmes Sigma-Delta Asservis, 2001.

E. Colin, Architecture reconfigurable pour la numérisation du signal radio de récepteurs mobiles multistandards, 2003.

A. Ferrero and R. Ottoboni, High-accuracy Fourier analysis based on synchronous sampling techniques Instrumentation and Measurement, IEEE Transactions on, vol.41, pp.780-785, 1992.
DOI : 10.1109/19.199406

J. W. Gibbs, Fourier's Series, Nature, vol.59, issue.1539, p.606, 1898.
DOI : 10.1038/059606a0

K. M. Gharaibeh, Accurate estimation of digital communication system metrics - SNR, EVM and ρ in a nonlinear amplifier environment, ARFTG Microwave Measurements Conference, pp.41-44, 2004.

J. J. Bussgang, Crosscorrelation Functions of Amplitude-Distorted Gaussian Signals, 1952.

L. Lolis and M. Pelissier, Dispositif et procédé de réception de signaux RF basée sur une architecture hétérodyne à sous-échantillonnage IF complexe, 2009.

J. C. Rudell, A 1.9-GHz wide-band IF double conversion CMOS receiver for cordless telephone applications Solid-State Circuits, IEEE Journal, vol.32, pp.2071-2088214, 1997.

. Jin-siang, 5.7 GHz Gilbert I/Q Downconverter Integrated With a Passive LO Quadrature Generator and an RF Marchand Balun Microwave and Wireless Components Letters, pp.127-129, 2008.

D. Jakonis and C. Svensson, A 1.6 GHz downconversion sampling mixer in CMOS, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03., pp.725-728, 2003.
DOI : 10.1109/ISCAS.2003.1205666

A. A. Shirakawa, Bulk acoustic wave coupled resonator filters synthesis methodology, 2005 European Microwave Conference, p.4, 2005.
DOI : 10.1109/EUMC.2005.1608915

URL : https://hal.archives-ouvertes.fr/hal-00184008

A. A. Shirakawa, A Mixed Ladder-Lattice Bulk Acoustic Wave Duplexer for W-CDMA Handsets, 2007 14th IEEE International Conference on Electronics, Circuits and Systems, pp.554-557, 2007.
DOI : 10.1109/ICECS.2007.4511051

J. D. Larson and I. , Modified Butterworth-Van Dyke circuit for FBAR resonators and automated measurement system, 2000 IEEE Ultrasonics Symposium. Proceedings. An International Symposium (Cat. No.00CH37121), pp.863-868, 2000.
DOI : 10.1109/ULTSYM.2000.922679

L. Lolis, System design of bandpass sampling RF receivers, 2009 16th IEEE International Conference on Electronics, Circuits and Systems, (ICECS 2009), pp.691-694, 2009.
DOI : 10.1109/ICECS.2009.5410785

URL : https://hal.archives-ouvertes.fr/hal-00479691

A. Volatier, UHF/VHF resonators using lamb waves co-integrated with bulk acoustic wave resonators, IEEE Ultrasonics Symposium, 2005., pp.902-905, 2005.
DOI : 10.1109/ULTSYM.2005.1602996

A. A. Shirakawa, Ladder-lattice bulk acoustic wave filters: Concepts, design, and implementation, International Journal of RF and Microwave Computer-Aided Engineering, vol.1, issue.5, pp.476-484, 2008.
DOI : 10.1002/mmce.20306

R. Tessier and W. Burleson, Reconfigurable Computing for Digital Signal Processing: A Survey, The Journal of VLSI Signal Processing, vol.28, issue.1/2, pp.7-27, 2001.
DOI : 10.1023/A:1008155020711

R. J. Petersen and B. L. Hutchings, An assessment of the suitability of FPGA-based systems for use in digital signal processing, Field-Programmable Logic and Applications, pp.293-302, 1995.
DOI : 10.1007/3-540-60294-1_123

F. Maloberti, Analog Design for CMOS VLSI System, 2006.

C. Chung-yun and W. Chung-yu, The design of wideband and low-power CMOS active polyphase filter and its application in RF double-quadrature receivers Circuits and Systems I: Regular Papers, IEEE Transactions on, vol.52, pp.825-833, 2005.

R. A. Shafik, On the Extended Relationships Among EVM, BER and SNR as Performance Metrics, 2006 International Conference on Electrical and Computer Engineering, pp.408-411, 2006.
DOI : 10.1109/ICECE.2006.355657

F. Maloberti, Course : Layout of Analog Integrated Circuit -Part 3 Available: http://ims.unipv.it/Microelettronica/Layout03, 2006.

K. Martin and A. Sedra, Effects of the op amp finite gain and bandwidth on the performance of switched-capacitor filters, IEEE Transactions on Circuits and Systems, vol.28, issue.8, pp.822-829, 1981.
DOI : 10.1109/TCS.1981.1085052

C. He, New layout strategies with improved matching performance, Analog Integrated Circuits and Signal Processing, pp.281-289, 2006.
DOI : 10.1007/s10470-006-9705-1

B. Mongellaz, Contribution to ageing simulation of complex analogue circuit using VHDL-AMS behavioural modelling language, Microelectronics Reliability, vol.42, issue.9-11, pp.1353-1358, 2002.
DOI : 10.1016/S0026-2714(02)00148-8

URL : https://hal.archives-ouvertes.fr/hal-00181804

D. Jakonis and C. Svensson, A 1 GHz linearized CMOS track-and-hold circuit, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353), 2002.
DOI : 10.1109/ISCAS.2002.1010769

F. Herzel and B. Razavi, A study of oscillator jitter due to supply and substrate noise Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, vol.46, pp.56-62, 1999.

M. Shinagawa, Jitter analysis of high-speed sampling systems Solid-State Circuits, IEEE Journal, vol.25, pp.220-224, 1990.

V. J. Arkesteijn, Jitter requirements of the sampling clock in software radio receivers Circuits and Systems II: Express Briefs, IEEE Transactions on, vol.53, pp.90-94, 2006.

L. R. Cenkeramaddi and T. , Jitter analysis of general Charge Sampling Amplifiers, 2006 IEEE International Symposium on Circuits and Systems, p.4, 2006.
DOI : 10.1109/ISCAS.2006.1693821

J. A. Barnes, Simulation of Oscillator Noise, 38th Annual Symposium on Frequency Control, pp.319-326, 1984.
DOI : 10.1109/FREQ.1984.200775

Y. C. Jeng, Digital spectra of non-uniformly sampled signals: theories and applications. I. Fundamentals and high speed waveform digitizers, 1988. IMTC-88. 5th IEEE Instrumentation and Measurement Technology Conference, pp.391-398, 1988.
DOI : 10.1109/IMTC.1988.10889

R. Fontana, A Note on Power Spectral Density Calculations for Jittered Pulse Trains, 2000.

G. Giunta, Bussgang Gaussianity test for stationary series, Proceedings of the IEEE Signal Processing Workshop on Higher-Order Statistics, pp.434-437, 1997.
DOI : 10.1109/HOST.1997.613562

M. Pelissier, Modélisation du jitter dans les synthétiseurs de fréquence pour application Ultra Large Bande, Ms.C. dissertation, 2003.

A. Hajimiri and T. H. Lee, A general theory of phase noise in electrical oscillators Solid- State Circuits, IEEE Journal, vol.33, pp.179-194, 1998.

A. Hajimiri, Noise in phase-locked loops, 2001 Southwest Symposium on Mixed-Signal Design (Cat. No.01EX475), pp.1-6, 2001.
DOI : 10.1109/SSMSD.2001.914927

A. Hajimiri, Phase noise in multi-gigahertz CMOS ring oscillators, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143), pp.49-52, 1998.
DOI : 10.1109/CICC.1998.694905

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

J. G. Maneatis, Low-jitter process-independent DLL and PLL based on self-biased techniques Solid-State Circuits, IEEE Journal, vol.31, pp.1723-1732, 1996.
DOI : 10.1109/jssc.1996.542317

O. Casha, Analysis of the Spur Characteristics of Edge-Combining DLL-Based Frequency Multipliers Circuits and Systems II: Express Briefs, IEEE Transactions on, vol.56, pp.132-136, 2009.

L. Lolis, Architecture à filtrage analogique à haute fréquence intermédiaire et sous échantillonnage complexe en tension ? Spécifications système

L. Ye, A System Level Energy Model and Energy-Quality Evaluation for Integrated Transceiver Front-Ends Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.15, pp.90-103, 2007.