D. Builder and ?. , Advanced blockset with timing-driven Simulink synthesis, 2011.

. Quartusii-design-software, http://www.altera.com/products/software/quartus-ii/ subscription-edition/design-entry-synthesis/qts-des-ent-syn, 2011.

E. Ahmed and J. Rose, The effect of LUT and cluster size on deep-submicron FPGA performance and density, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays , FPGA '00, pp.288-298
DOI : 10.1145/329166.329171

G. M. Amdahl, Validity of the single processor approach to achieving large scale computing capabilities, spring joint computer conference, AFIPS '67 (Spring), Proceedings of the, pp.483-485, 1967.

R. Andraka, Hybrid floating point technique yields 1.2 gigasample per second 32 to 2048 point floating point FFT in a single FPGA, High Performance Embedded Computing Workshop, 2006.

J. M. Arnold, D. A. Buell, D. T. Hoang, D. V. Pryor, N. Shirazi et al., The Splash 2 processor and applications, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93, pp.482-485
DOI : 10.1109/ICCD.1993.393329

M. G. Arnold and S. Collange, A Real/Complex Logarithmic Number System ALU, IEEE Transactions on Computers, vol.60, issue.2, pp.202-213
DOI : 10.1109/TC.2010.154

D. Bakalis, K. D. Adaos, D. Lymperopoulos, M. Bellos, H. T. Vergos et al., A core generator for arithmetic cores and testing structures with a network interface, Journal of Systems Architecture, vol.52, issue.1, pp.1-12, 2006.
DOI : 10.1016/j.sysarc.2004.12.006

K. Zachary, . Baker, K. Viktor, and . Prasanna, Efficient hardware data mining with the apriori algorithm on fpgas, Programmable Custom Computing Machines, Annual IEEE Symposium on, pp.3-12, 2005.

S. Banescu, B. Florent-de-dinechin, R. Pasca, and . Tudoran, Multipliers for floating-point double precision and beyond on FPGAs, International Workshop on Higly-Efficient Accelerators and Reconfigurable Technologies (HEART). ACM, 2010.
DOI : 10.1145/1926367.1926380

URL : https://hal.archives-ouvertes.fr/ensl-00475781

C. Bastoul, A. Cohen, S. Girbal, S. Sharma, O. Temam et al., Putting Polyhedral Loop Transformations to Work, Workshop on Languages and Compilers for Parallel Computing (LCPC'03), pp.209-225, 2003.
DOI : 10.1007/978-3-540-24644-2_14

URL : https://hal.archives-ouvertes.fr/inria-00071681

R. Beguenane, J. Beuchat, J. Muller, and S. Simard, Modular Multiplication of Large Integers on FPGA, Conference Record of the Thirty-Ninth Asilomar Conference onSignals, Systems and Computers, 2005., pp.1361-1365, 2005.
DOI : 10.1109/ACSSC.2005.1599986

P. Belanovi´cbelanovi´c and M. Leeser, A library of parameterized floating-point modules and their use, International Conference on Field Programmable Logic and Applications, pp.657-666, 2002.

R. Michael, J. R. Bodnar, . Humphrey, F. Petersen, J. P. Curt et al., Floating-point accumulation circuit for matrix applications, International Symposium on Field-Programmable Custom Computing Machines, pp.303-304, 2006.

U. Bondhugula, A. Hartono, J. Ramanujam, and P. Sadayappan, A practical automatic polyhedral parallelizer and locality optimizer, ACM International Conference on Programming Languages Design and Implementation (PLDI'08), pp.101-113, 2008.

P. Boulet and P. Feautrier, Scanning polyhedra without Do-loops, Proceedings. 1998 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.98EX192), pp.4-9, 1998.
DOI : 10.1109/PACT.1998.727127

URL : https://hal.archives-ouvertes.fr/inria-00564990

W. S. Briggs and D. W. Matula, A 17 ?? 69 bit multiply and add unit with redundant binary feedback and single cycle latency, Proceedings of IEEE 11th Symposium on Computer Arithmetic, pp.163-170, 1993.
DOI : 10.1109/ARITH.1993.378096

N. Brisebarre and S. Chevillard, Efficient polynomial L-approximations, 18th IEEE Symposium on Computer Arithmetic (ARITH '07), pp.169-176, 2007.
DOI : 10.1109/ARITH.2007.17

URL : https://hal.archives-ouvertes.fr/inria-00119513

N. Brisebarre, J. Florent-de-dinechin, and . Muller, Integer and floating-point constant multipliers for FPGAs, 2008 International Conference on Application-Specific Systems, Architectures and Processors, pp.239-244, 2008.
DOI : 10.1109/ASAP.2008.4580184

URL : https://hal.archives-ouvertes.fr/ensl-00269219

P. E. Ceruzzi, The Early Computers of Konrad Zuse, 1935 to 1945, IEEE Annals of the History of Computing, vol.3, issue.3, pp.241-262, 1935.
DOI : 10.1109/MAHC.1981.10034

K. D. Chapman, Fast integer multipliers fit in FPGAs (EDN 1993 design idea winner) EDN magazine, 1994.

R. C. Cheung, D. Lee, W. Luk, and J. D. Villasenor, Hardware Generation of Arbitrary Random Number Distributions From Uniform Distributions Via the Inversion Method, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp.952-962
DOI : 10.1109/TVLSI.2007.900748

S. Chevillard, J. Harrison, M. Joldes, and C. Lauter, Efficient and accurate computation of upper bounds of approximation errors, Theoretical Computer Science, vol.412, issue.16, pp.1523-1543, 2011.
DOI : 10.1016/j.tcs.2010.11.052

URL : https://hal.archives-ouvertes.fr/ensl-00445343

S. Chevillard, . Ch, M. Lauter, and . Joldes, Users manual for the Sollya tool, Release 2.9, 2011.

P. Clauss, Counting solutions to linear and nonlinear constraints through Ehrhart polynomials: Applications to analyze and transform scientific programs, International Conference on Supercomputing (ICS'96), pp.278-285, 1996.
URL : https://hal.archives-ouvertes.fr/hal-01100306

M. Cornea, J. Harrison, P. T. , and P. Tang, Scientific Computing on Itaniumbased Systems, 2002.

O. Cre¸tcre¸t, I. Florent-de-dinechin, R. Trestian, L. Tudoran, L. Cre¸tcre¸t et al., FPGA-based acceleration of the computations involved in transcranial magnetic stimulation, Southern Programmable Logic Conference, pp.43-48, 2008.

L. Dadda and V. Piuri, Pipelined adders, IEEE Transactions on Computers, vol.45, issue.3, pp.348-356, 1996.
DOI : 10.1109/12.485573

. Muller and . Cr-libm, a library of correctly-rounded elementary functions in double-precision Arenaire team, Available at https, 2006.

A. Florent-de-dinechin and . Tisserand, Multipartite table methods, IEEE Transactions on Computers, vol.54, issue.3, pp.319-330, 2005.
DOI : 10.1109/TC.2005.54

G. Florent-de-dinechin and . Villard, High precision numerical accuracy in physics research. Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers , Detectors and Associated Equipment, pp.207-210, 2006.

J. Florent-de-dinechin, I. Detrey, O. Trestian, R. Cre¸tcre¸t, and . Tudoran, When FPGAs are better at floating-point than microprocessors, 2007.

B. Florent-de-dinechin, O. Pasca, R. Cre¸tcre¸t, and . Tudoran, An FPGA-specific approach to floating-point accumulation and sum-of-products, IEEE International Conference on Field-Programmable Technology, pp.33-40, 2008.

M. Florent-de-dinechin, B. Joldes, G. Pasca, and . Revy, Multiplicative square root algorithms for FPGAs, International Conference on Field Programmable Logic and Applications. IEEE, 2010.

J. Florent-de-dinechin, B. Muller, A. Pasca, and . Plesco, An FPGA architecture for solving the Table Maker's Dilemma, International Conference on Application-specific Systems, Architectures and Processors, 2011.

J. Detrey, Arithmétiques réelles sur FPGA : virgule fixe, virgule flottante et système logarithmique, 2007.

J. Detrey and . Florent-de-dinechin, FPLibrary: operators for the design of real number processing cores on FPGA, sep 2003

J. Detrey and . Florent-de-dinechin, A parameterizable floating-point logarithm operator for FPGAs, Conference Record of the Thirty-Ninth Asilomar Conference onSignals, Systems and Computers, 2005., pp.1186-1190, 2005.
DOI : 10.1109/ACSSC.2005.1599948

J. Detrey and . Florent-de-dinechin, Table-based polynomials for fast hardware function evaluation, 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP'05), pp.328-333, 2005.
DOI : 10.1109/ASAP.2005.61

J. Detrey and . Florent-de-dinechin, A parameterized floating-point exponential function for FPGAs, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005., 2005.
DOI : 10.1109/FPT.2005.1568520

J. Detrey and . Florent-de-dinechin, Floating-Point Trigonometric Functions for FPGAs, 2007 International Conference on Field Programmable Logic and Applications, pp.29-34, 2007.
DOI : 10.1109/FPL.2007.4380621

J. Detrey and . Florent-de-dinechin, Parameterized floating-point logarithm and exponential functions for FPGAs. Microprocessors and Microsystems, Special Issue on FPGAbased Reconfigurable Computing, pp.31537-545, 2007.
DOI : 10.1016/j.micpro.2006.02.008

URL : https://hal.archives-ouvertes.fr/ensl-00542213

J. Detrey and . Florent-de-dinechin, A Tool for Unbiased Comparison between Logarithmic and Floating-point Arithmetic, The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, vol.23, issue.1, pp.161-175, 2007.
DOI : 10.1007/s11265-007-0048-7

URL : https://hal.archives-ouvertes.fr/ensl-00542212

J. Detrey, X. Florent-de-dinechin, and . Pujol, Return of the hardware floatingpoint elementary function, 18th IEEE Symposium on Computer Arithmetic (ARITH 18), pp.161-168, 2007.
URL : https://hal.archives-ouvertes.fr/ensl-00117386

P. Devi, A. Girdher, and B. Singh, Improved Carry Select Adder with Reduced Area and Low Power Consumption, International Journal of Computer Applications, vol.3, issue.4, pp.14-18, 2010.
DOI : 10.5120/723-1016

C. Doss, R. L. Riley, and J. , FPGA-Based Implementation of a Robust IEEE-754 Exponential Unit, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp.229-238
DOI : 10.1109/FCCM.2004.38

Y. Dou, S. Vassiliadis, G. K. Kuzmanov, and G. N. Gaydadjiev, 64-bit floating-point FPGA matrix multiplication, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays , FPGA '05, 2005.
DOI : 10.1145/1046192.1046204

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

P. Echeverría, M. López, and . Vallejo, An FPGA implementation of the powering function with single precision floating-point arithmetic, Proceedings of the 8th Conference on Real Numbers and Computers, 2008.

P. Echeverría, D. Thomas, M. López-vallejo, and W. Luk, An FPGA Run-Time Parameterisable Log-Normal Random Number Generator, Reconfigurable Computing: Architectures, Tools and Applications, pp.221-232978, 2008.
DOI : 10.1007/978-3-540-78610-8_22

M. Ercegovac, Radix-16 Evaluation of Certain Elementary Functions, IEEE Transactions on Computers, vol.22, issue.6, pp.22561-566, 1973.
DOI : 10.1109/TC.1973.5009107

M. D. Ercegovac and T. Lang, Digital Arithmetic, 2004.
URL : https://hal.archives-ouvertes.fr/ensl-00542215

A. H. Hossam, M. J. Fahmy, and . Flynn, The case for a redundant format in floating point arithmetic, 16th Symposium on Computer Arithmetic, pp.95-102, 2003.

P. Feautrier, Parametric integer programming, RAIRO - Operations Research, vol.22, issue.3, pp.243-268, 1988.
DOI : 10.1051/ro/1988220302431

P. Feautrier and C. Lengauer, The polyhedron model. Encyclopedia of Parallel Computing, 2011.

A. A. Gaffar, W. Luk, P. Y. Cheung, N. Shirazi, and J. Hwang, Automating Customisation of Floating-Point Designs, Field Programmable Logic and Applications, pp.523-533, 2002.
DOI : 10.1007/3-540-46117-5_55

G. Govindu, R. Scrofano, and V. K. Prasanna, A library of parameterizable floating-point cores for FPGAs and their application to scientific computing, International Conference on Engineering Reconfigurable Systems and Algorithms, pp.137-148, 2005.

M. Grad and C. Plessl, An open source circuit library with benchmarking facilities, The International Conference on Engineering of Reconfigurable Systems and Algorithms, pp.144-150, 2010.

Y. Gu, T. Vancourt, and M. C. Herbordt, Accelerating molecular dynamics simulations with configurable circuits, IEE Proceedings - Computers and Digital Techniques, vol.153, issue.3, pp.189-195, 20050182.
DOI : 10.1049/ip-cdt:20050182

J. Harrison, A Machine-Checked Theory of Floating Point Arithmetic, Theorem Proving in Higher Order Logics, pp.113-130, 1999.
DOI : 10.1007/3-540-48256-3_9

C. He, G. Qin, M. Lu, and W. Zhao, Group-alignment based accurate floating-point summation on FPGAs, pp.136-142, 2008.

N. J. Higham, Accuracy and Stability of Numerical Algorithms, SIAM, 2002.
DOI : 10.1137/1.9780898718027

M. Huang and D. Andrews, Modular design of fully pipelined accumulators, 2010 International Conference on Field-Programmable Technology, pp.118-125, 2010.
DOI : 10.1109/FPT.2010.5681766

C. Jeannerod, H. Knochel, C. Monat, and G. Revy, Faster floating-point square root for integer processors, 2007 International Symposium on Industrial Embedded Systems, pp.324-327, 2007.
DOI : 10.1109/SIES.2007.4297353

N. Kapre and A. Dehon, Accelerating SPICE Model-Evaluation using FPGAs, 2009 17th IEEE Symposium on Field Programmable Custom Computing Machines, pp.37-44, 2009.
DOI : 10.1109/FCCM.2009.14

N. G. Kingsbury and P. J. Rayner, Digital filtering using logarithmic arithmetic Electronic Letters, Computer Arithmetic, vol.7, issue.1, pp.56-58, 1971.
DOI : 10.1049/el:19710039

D. Knuth, The Art of Computer Programming: Seminumerical Algorithms, 1997.

P. Kornerup and D. W. Matula, Finite precision lexicographic continued fraction number systems, 1985 IEEE 7th Symposium on Computer Arithmetic (ARITH), 1985.
DOI : 10.1109/ARITH.1985.6158959

U. Kulisch, Circuitry for generating scalar products and sums of floating point numbers with maximum accuracy, 1986.

W. Ulrich and . Kulisch, Advanced Arithmetic for the Digital Computer: Design of Arithmetic Units, 2002.

M. Langhammer, Floating point datapath synthesis for FPGAs, 2008 International Conference on Field Programmable Logic and Applications, pp.355-360
DOI : 10.1109/FPL.2008.4629963

M. Langhammer, Floating point datapath synthesis for FPGAs, 2008 International Conference on Field Programmable Logic and Applications, pp.355-360
DOI : 10.1109/FPL.2008.4629963

M. Langhammer, Foundation of FPGA acceleration, 2008.

C. Lauter and . Florent-de-dinechin, Optimising polynomials for floating-point implementation, Proceedings of the 8th Conference on Real Numbers and Computers, pp.7-16, 2008.

B. Lee and N. Burgess, Parameterisable floating-point operations on FPGA, Conference Record of the Thirty-Sixth Asilomar Conference on Signals, Systems and Computers, 2002., pp.1064-1068
DOI : 10.1109/ACSSC.2002.1196947

D. Lee, A. A. Gaffar, O. Mencer, and W. Luk, Optimizing Hardware Function Evaluation, IEEE Transactions on Computers, vol.54, issue.12, pp.1520-1531
DOI : 10.1109/TC.2005.201

D. Lee, J. D. Villasenor, W. Luk, and P. H. Leong, A hardware Gaussian noise generator using the Box-Muller method and its error analysis, IEEE Transactions on Computers, vol.55, issue.6, p.55, 2006.
DOI : 10.1109/TC.2006.81

V. Lefèvre, Moyens Arithmétiques Pour un Calcul Fiable, 2000.

V. Lefèvre, New Results on the Distance between a Segment and Z??. Application to the Exact Rounding, 17th IEEE Symposium on Computer Arithmetic (ARITH'05), pp.68-75, 2005.
DOI : 10.1109/ARITH.2005.32

V. Lefèvre and J. Muller, Worst cases for correct rounding of the elementary functions in double precision, Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 2001, 2001.
DOI : 10.1109/ARITH.2001.930110

V. Lefèvre, D. Stehlé, and P. Zimmermann, Worst Cases for the Exponential Function in the IEEE 754r decimal64 Format, Lecture Notes in Computer Sciences, vol.5045, pp.114-126
DOI : 10.1007/978-3-540-85521-7_7

P. H. Leong, Recent Trends in FPGA Architectures and Applications, 4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008), pp.137-141, 2008.
DOI : 10.1109/DELTA.2008.14

R. Li, P. Markstein, J. P. Okada, and J. W. Thomas, The libm library and floating-point arithmetic for HP-UX on Itanium, 2001.

Y. Li and W. Chu, Implementation of single precision floating point square root on FPGAs, FPGAs for Custom Computing Machines, pp.56-65, 1997.

G. Lienhart, A. Kugel, and R. Männer, Using floating-point arithmetic on FPGAs to accelerate scientific N-Body simulations, Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2002.
DOI : 10.1109/FPGA.2002.1106673

A. W. Lim and M. S. Lam, Maximizing parallelism and minimizing synchronization with affine transforms, Proceedings of the 24th ACM SIGPLAN-SIGACT symposium on Principles of programming languages , POPL '97, 1997.
DOI : 10.1145/263699.263719

Z. Luo and M. Martonosi, Accelerating pipelined integer and floating-point accumulations in configurable hardware with delayed addition techniques, IEEE Transactions on Computers, vol.49, issue.3, pp.208-218, 2000.
DOI : 10.1109/12.841125

B. Mackin and N. Woods, FPGA acceleration in HPC: A case study in financial analytics, XtremeData Whitepaper, 2006.

M. Manoukian and G. Constantinides, Accurate Floating Point Arithmetic through Hardware Error-Free Transformations, Reconfigurable Computing: Architectures, Tools and Applications, pp.94-101978, 2011.
DOI : 10.1007/978-3-642-19475-7_11

P. Markstein, IA-64 and Elementary Functions: Speed and Precision. Hewlett-Packard Professional Books, 2000.

M. Peiro, V. Martinez, B. Javier, and . Eduardo, On the design of FPGA-based multioperand pipeline adders, XII Design of Circuits and Integrated System Conference, 1997.

P. L. Montgomery, Five, six, and seven-term Karatsuba-like formulae, IEEE Transactions on Computers, vol.54, issue.3, pp.362-369
DOI : 10.1109/TC.2005.49

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

J. M. Muller, Arithmétique des Ordinateurs, 1989.

J. Muller, Elementary Functions, Algorithms and Implementation. Birkhäuser, 2006.
URL : https://hal.archives-ouvertes.fr/ensl-00000008

J. Muller, N. Brisebarre, C. Florent-de-dinechin, V. Jeannerod, G. Lefèvre et al., Handbook of Floating-Point Arithmetic, Birkhäuser Boston, 2010.
DOI : 10.1007/978-0-8176-4705-6

URL : https://hal.archives-ouvertes.fr/ensl-00379167

R. Naik and H. Shah, Synthesis of carry select adder in 65 nm FPGA, IEEE Region 10 Conference, pp.1-6, 2008.

D. Strenski, O. Storaasli, W. Yu, and J. Maltby, Performance evaluation of FPGA-based biological applications, Cray Users Group Proceedings, 2007.

E. Pearse, O. Grady, and C. Wang, Performance limitations in parallel processor simulations. Transactions of the Society for Computer Simulation International, pp.311-330, 1987.

S. Perry, Model Based Design needs high level synthesis - A collection of high level synthesis techniques to improve productivity and quality of results for model based electronic design, 2009 Design, Automation & Test in Europe Conference & Exhibition, pp.1202-1207, 2009.
DOI : 10.1109/DATE.2009.5090845

J. Pineiro, M. D. Ercegovac, and J. D. Bruguera, Algorithm and architecture for logarithm, exponential, and powering computation. Computers, IEEE Transactions on, vol.53, issue.9, pp.1085-1096
DOI : 10.1109/tc.2004.53

J. Piñeiro and J. D. Bruguera, High-speed double-precision computation of reciprocal, division, square root, and inverse square root, IEEE Transactions on Computers, vol.51, issue.12, pp.1377-1388, 2002.
DOI : 10.1109/TC.2002.1146704

A. Plesco, Program Transformations and Memory Architecture Optimizations for High-Level Synthesis of Hardware Accelerators, 2010.
URL : https://hal.archives-ouvertes.fr/tel-00544349

R. Pottathuparambil and R. Sass, A parallel/vectorized double-precision exponential core to accelerate computational science applications, Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays, FPGA '09, pp.285-285, 2009.
DOI : 10.1145/1508128.1508198

B. Thomas, R. G. Preußer, and . Spallek, Mapping basic prefix computations to fast carrychain structures, International Conference on Field Programmable Logic and Applications, pp.604-608, 2009.

E. Roesler and B. E. Nelson, Novel Optimizations for Hardware Floating-Point Units in a Modern FPGA Architecture, International Conference on Field-Programmable Logic and Applications, pp.637-646, 2002.
DOI : 10.1007/3-540-46117-5_66

A. Lopes and G. Constantinides, A Fused Hybrid Floating-Point and Fixed-Point Dot-Product for FPGAs, Reconfigurable Computing: Architectures, Tools and Applications, pp.157-168978, 2010.
DOI : 10.1007/978-3-642-12133-3_16

A. Umbelino and A. Rolim, Transformada rápida de fourier para fpga, 2011.

M. David and . Russinoff, A mechanically checked proof of correctness of the AMD K5 floating point square root microcode. Form, Methods Syst. Des, vol.14, pp.75-125, 1999.

M. J. Schulte, K. E. Wires, and J. E. Stine, Variable-correction truncated floating point multipliers, Asilomar Conference on Signals, Circuits and Systems, pp.1344-1348, 2000.

E. M. Schwarz, M. M. Schmookler, and S. D. Trong, Hardware implementations of denormalized numbers, 16th IEEE Symposium on Computer Arithmetic, 2003. Proceedings., pp.70-78, 2003.
DOI : 10.1109/ARITH.2003.1207662

N. Shirazi, A. Walters, and P. Athanas, Quantitative analysis of floating point arithmetic on FPGA based custom computing machines, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines, p.155, 1995.
DOI : 10.1109/FPGA.1995.477421

R. Shuler, L. Chen, A. J. Hartnett, and D. Rutishauser, Low power supercomputing in space, 2010.

S. Srinath and K. Compton, Automatic generation of high-performance multipliers for FPGAs with asymmetric multiplier blocks, Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays, FPGA '10, pp.51-58, 2010.
DOI : 10.1145/1723112.1723123

D. Stehlé, V. Lefèvre, and P. Zimmermann, Worst cases and lattice reduction, 16th IEEE Symposium on Computer Arithmetic, 2003. Proceedings., pp.142-147, 2003.
DOI : 10.1109/ARITH.2003.1207672

D. Stehlé, V. Lefèvre, and P. Zimmermann, Searching worst cases of a one-variable function using lattice reduction, IEEE Transactions on Computers, vol.54, issue.3, pp.340-346, 2005.
DOI : 10.1109/TC.2005.55

D. Strenski, FPGA floating point performance ? a pencil and paper evaluation. HPCWire, 2007.

S. Sun and J. Zambreno, A floating-point accumulator for FPGA-based high performance computing applications, 2009 International Conference on Field-Programmable Technology, pp.493-499
DOI : 10.1109/FPT.2009.5377624

D. A. Sunderland, R. A. Strauch, S. S. Wharfield, H. T. Peterson, and C. R. Role, CMOS/SOS frequency synthesizer LSI circuit for spread spectrum communications, IEEE Journal of Solid-State Circuits, vol.19, issue.4, pp.497-506, 1984.
DOI : 10.1109/JSSC.1984.1052173

Z. Tan, B. Lindberg, and E. Bocchieri, Fixed-point arithmetic Advances in Pattern Recognition, Automatic Speech Recognition on Mobile Devices and over Communication Networks, pp.255-275978, 2008.

A. Tisserand, High-performance hardware operators for polynomial evaluation, International Journal of High Performance Systems Architecture, vol.1, issue.1, pp.14-23, 2007.
DOI : 10.1504/IJHPSA.2007.013288

URL : https://hal.archives-ouvertes.fr/lirmm-00140930

K. Underwood and . Fpgas-vs, CPUs: trends in peak floating-point performance, 12th International Symposium on Field Programmable Gate Arrays, pp.171-180, 2004.

I. H. Unwala and E. E. Swartzlander, Superpipelined adder designs, Circuits and Systems ISCAS '93 IEEE International Symposium on, pp.1841-1844, 1993.
DOI : 10.1109/iscas.1993.693030

Á. Vázquez and E. Antelo, Implementation of the exponential function in a floating-point unit. The Journal of VLSI Signal Processing, pp.125-145, 2003.

X. Wang, S. Braganza, and M. Leeser, Advanced Components in the Variable Precision Floating-Point Library, 2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp.249-258, 2006.
DOI : 10.1109/FCCM.2006.21

M. Wielgosz, E. Jamro, and K. Wiatr, Highly Efficient Structure of 64-Bit Exponential Function Implemented in FPGAs, Reconfigurable Computing: Architectures, Tools and Applications, pp.274-279978, 2008.
DOI : 10.1007/978-3-540-78610-8_28

M. Wielgosz, E. Jamro, and K. Wiatr, Accelerating Calculations on the RASC Platform: A Case Study of the Exponential Function, Reconfigurable Computing: Architectures , Tools and Applications, pp.306-311978, 2009.
DOI : 10.1007/978-3-540-78610-8_28

M. Wielgosz, E. Jamro, and K. Wiatr, Hardware Implementation of the Exponent Based Computational Core for an Exchange-Correlation Potential Matrix Generation, Parallel Processing and Applied Mathematics, pp.115-124978, 2010.
DOI : 10.1007/978-3-642-14390-8_13

E. Kent, M. J. Wires, D. Schulte, and . Mccarley, FPGA resource reduction through truncated multiplication, International Conference on Field Programmable Logic and Applications, pp.574-583, 2001.

W. F. Wong and E. Goto, Fast hardware-based algorithms for elementary function computations using rectangular multipliers, IEEE Transactions on Computers, vol.43, issue.3, pp.278-294, 1994.
DOI : 10.1109/12.272429

S. Xing and W. Yu, FPGA adders: performance evaluation and optimal design, IEEE Design & Test of Computers, vol.15, issue.1, pp.24-29, 1998.
DOI : 10.1109/54.655179

J. Xue, Loop Tiling for Parallelism, 2000.
DOI : 10.1007/978-1-4615-4337-4

G. L. Zhang, P. H. Leong, C. H. Ho, K. H. Tsoi, C. C. Cheung et al., Reconfigurable acceleration for Monte Carlo based financial simulation, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005., pp.215-222
DOI : 10.1109/FPT.2005.1568549

L. Zhuo, K. Viktor, and . Prasanna, High performance linear algebra operations on reconfigurable systems, In ACM/IEEE conference on Supercomputing. IEEE, 2005.