S. Sub and -. Parallelism, parralélisme dit de sous-mot. Se dit d'un opérateur capable d'effectuer des opérations en parallèle sur des données de largeur réduite (par exemple, deux opérations en parallèle sur des données de 16 bits au lieu d'une opération sur 32 bits), p.140

P. Journaux, C. Wolinski, K. Kuchcinski, and E. Raffin, Automatic Design of Application-Specific Reconfigurable Processor Extensions with UPaK Synthesis Kernel, ACM Transactions on Design Automation of Electronic Systems (TODAES), vol.15, pp.1-36, 2009.

D. Conférences, H. Menard, F. Nguyen, S. Charot, J. Guyetant et al., Exploiting reconfigurable SWP operators for multimedia applications, Proceedings of the 36th International Conference on Acoustics, Speech and Signal Processing (ICASSP), 2011.

E. Raffin, C. Wolinski, F. Charot, K. Kuchcinski, S. Guyetant et al., Casseau : Scheduling, Binding and Routing System for a Run-Time Reconfigurable Operator Based Multimedia Architecture, Proceedings of the Conference on Design and Architectures for Signal and Image Processing (DASIP), 2010.

C. Wolinski, K. Kuchcinski, E. Raffin, and F. Charot, Architecture-Driven Synthesis of Reconfigurable Cells, 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, 2010.
DOI : 10.1109/DSD.2009.183

URL : https://hal.archives-ouvertes.fr/inria-00449757

C. Wolinski, K. Kuchcinski, K. Martin, E. Raffin, and F. Charot, How constrains programming can help you in the generation of optimized application specific reconfigurable processor extensions, Proceedings of the International Conference on Engineering of Reconfigurable Systems & Algorithms (ERSA), 2009.

C. Workshops, K. Wolinski, K. Kuchcinski, A. Martin, E. Floch et al., Graph Constraints in Embedded System Design, Workshop on Combinatorial Optimization for Embedded System Design (COESD), 2010.

C. Wolinski, K. Kuchcinski, K. Martin, E. Raffin, and F. Charot, Graph Constraints in Embedded System Design, the 8th Workshop of the Network for Sweden-based researchers and practitioners of Constraint programming (SweConsNet), 2009.
URL : https://hal.archives-ouvertes.fr/inria-00481135

A. Abnous and J. Rabaey, Ultra-low-power domain-specific multimedia processors, VLSI Signal Processing, IX, pp.461-470, 1996.
DOI : 10.1109/VLSISP.1996.558379

G. Ansaloni, P. Bonzini, and L. Pozzi, EGRA: A Coarse Grained Reconfigurable Architectural Template, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.19, issue.6, pp.1-13, 2010.
DOI : 10.1109/TVLSI.2010.2044667

K. Apostolos, Outils pour la Validation Temporelle et l'Optimisation de Programmes Synchrones, Thèse de doctorat, pp.51-88, 1998.

R. Bartak, Theory and practice of constraint propagation, Proceedings of the 3rd Workshop on Constraint Programming in Decision and Control, p.50, 2001.

V. Baumgarte, G. Ehlers, F. May, A. Nückel, M. Vorbach et al., PACT XPP?a self-reconfigurable data processing architecture, The Journal of Supercomputing, vol.26, issue.2, pp.167-184, 2003.
DOI : 10.1023/A:1024499601571

J. Becker, T. Piontek, and M. Glesner, DReAM: A Dynamically Reconfigurable Architecture for Future Mobile Communication Applications, Proceedings of the 10th International Workshop on Field-Programmable Logic and Applications (FPL), pp.312-321, 2000.
DOI : 10.1007/3-540-44614-1_34

R. Beckmann, U. Bieker, and I. Markhof, de Lecture Notes in Computer Science, chap. Application of constraint logic programming for VLSI CAD tools, Constraints in Computational Logics, pp.183-200, 1994.

M. Bekoo?, Constraint Driven Operation Assignment for Retargetable VLIW Compilers, Thèse de doctorat, p.42, 2004.

F. Bouwens, M. Berekovic, A. Kanstein, and G. Gaydadjiev, Architectural Exploration of the ADRES Coarse-Grained Reconfigurable Array, Proceedings of the 3rd international conference on Reconfigurable computing (ARC'07), pp.1-13, 2007.
DOI : 10.1007/978-3-540-71431-6_1

F. Bouwens, M. Berekovic, B. D. Sutter, and G. Gaydadjiev, Architecture Enhancements for the ADRES Coarse-Grained Reconfigurable Array, Proceedings of HiPEAC, p.39, 2008.
DOI : 10.1007/978-3-540-77560-7_6

J. Brenner, J. Van-der-veen, S. Fekete, J. Oliveira-filho, and W. , Rosenstiel : Optimal simultaneous scheduling, binding and routing for processor-like reconfigurable architectures, International Conference on Field Programmable Logic and Applications (FPL '06), 2006.

P. Brisk, A. Kaplan, and M. Sarrafzadeh, Area-efficient instruction set synthesis for reconfigurable system-on-chip designs, Proceedings of the 41st annual conference on Design automation , DAC '04, pp.395-400, 2004.
DOI : 10.1145/996566.996679

C. Brunelli, F. Garzia, D. Rossi, and J. Nurmi, A coarse-grain reconfigurable architecture for multimedia applications supporting subword and floating-point calculations, Journal of Systems Architecture, vol.56, issue.1, pp.38-47, 2010.
DOI : 10.1016/j.sysarc.2009.11.003

G. F. Burns, M. Jacobs, and M. Lindwer, Vandewiele : Exploiting parallelism, while managing complexity using silicon hive programming tools, p.43, 2004.

S. Cadambi, J. Weener, S. C. Goldstein, H. Schmit, and D. E. Thomas, Managing pipeline-reconfigurable FPGAs, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays , FPGA '98, p.29, 1998.
DOI : 10.1145/275107.275120

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.21.5523

F. Campi, M. Toma, A. Lodi, A. Cappelli, R. Canegallo et al., A VLIW processor with reconfigurable instruction set for embedded applications, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC., pp.250-491, 2003.
DOI : 10.1109/ISSCC.2003.1234288

Y. Caseau, F. Josset, and F. Laburthe, CLAIRE: combining sets, search and rules to better express algorithms, Theory Practice of Logic Programming, pp.769-805, 2002.
DOI : 10.1017/S1471068401001363

E. Casseau, F. Charot, A. Floch, S. Khan, D. Ménard et al., Roma project intermediate progress report, p.90, 2008.

T. Cervero, S. Lopez, and R. Sarmiento, Dynamically reconfigurable architectures for multimedia applications, Proceedings of the XXIV Conference on Design of Circuits and Integrated Systems (DCIS), pp.27-30, 2009.

S. R. Chalamalasetti, S. Purohit, M. Margala, and W. Vanderbauwhede, MORA - An Architecture and Programming Model for a Resource Efficient Coarse Grained Reconfigurable Processor, 2009 NASA/ESA Conference on Adaptive Hardware and Systems, pp.389-396, 2009.
DOI : 10.1109/AHS.2009.37

S. Chien, Y. Huang, C. Chen, H. H. Chen, and L. Chen, Hardware architecture design of video compression for multimedia communication systems, IEEE Communications Magazine, vol.43, issue.2, pp.122-131, 2005.

N. T. Clark, H. Zhong, and S. A. Mahlke, Automated Custom Instruction Generation for Domain-Specific Processor Acceleration, IEEE Transactions on Computers, vol.54, issue.10, pp.1258-1270, 2005.
DOI : 10.1109/TC.2005.156

K. Compton and S. Hauck, Reconfigurable computing: a survey of systems and software, ACM Computing Surveys, vol.34, issue.2, pp.171-210, 2002.
DOI : 10.1145/508352.508353

K. L. Compton, Architecture Generation of Customized Reconfigurable Hardware, Thèse de doctorat, p.26, 2003.

M. R. Corazao, M. A. Khalaf, L. M. Guerra, M. Potkonjak, and J. M. , Performance optimization using template mapping for datapath-intensive high-level synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.15, issue.8, pp.877-888, 1996.
DOI : 10.1109/43.511568

E. V. Dalen, S. G. Pestana, and A. , Wel : An integrated, low-power processor for image signal processing, Proceedings of the Eighth IEEE International Symposium on Multimedia (ISM), pp.501-508, 2006.

R. David, Architecture reconfigurable dynamiquement pour applications mobiles, Thèse de doctorat, pp.29-31, 2003.

R. David, D. Chillet, S. Pillement, and O. Sentieys, DART: a dynamically reconfigurable architecture dealing with future mobile telecommunications constr, Proceedings 16th International Parallel and Distributed Processing Symposium, pp.156-163, 2002.
DOI : 10.1109/IPDPS.2002.1016554

R. David, D. D. Lavenier, and S. Pillement, Du microprocesseur au circuit FPGA. Une analyse sous l'angle de la reconfiguration, Techniques et sciences informatiques, vol.24, issue.4, pp.395-422, 2005.
DOI : 10.3166/tsi.24.395-422

S. De-givry and L. , A unified framework for partial and hybrid search methods in constraint programming, Computers & Operations Research, vol.33, issue.10, pp.2805-2833, 2006.
DOI : 10.1016/j.cor.2005.01.012

C. C. De-souza, A. M. Lima, G. Araujo, and N. B. , Moreano : The datapath merging problem in reconfigurable systems : Complexity, dual bounds and heuristic evaluation, Journal of Experimental Algorithmics (JEA), vol.10, issue.26, p.62, 2005.

C. Ebeling, D. C. Cronquist, and P. Franklin, RaPiD ??? Reconfigurable pipelined datapath, Proceedings of the 6th International Workshop on Field-Programmable Logic (FPL), pp.126-135, 1996.
DOI : 10.1007/3-540-61730-2_13

C. Ekelin, An Optimization Framework for Scheduling of Embedded Real-Time Systems, Thèse de doctorat, p.51, 2004.

G. Estrin, Reconfigurable computer origins: the UCLA fixed-plus-variable (F+V) structure computer, IEEE Annals of the History of Computing, vol.24, issue.4, pp.3-9, 2002.
DOI : 10.1109/MAHC.2002.1114865

F. Ferrandi, P. L. Lanzi, C. Pilato, D. Sciuto, and A. Tumeo, Ant Colony Heuristic for Mapping and Scheduling Tasks and Communications on Heterogeneous Embedded Systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.29, issue.6, pp.911-924, 2010.
DOI : 10.1109/TCAD.2010.2048354

A. Floch, Compilation pour architecture reconfigurable à grain épais Mémoire de master recherche, Institut de Formation Supérieure en Informatique et Communication (IFSIC), p.14, 2007.

A. Floch, C. Wolinski, and K. Kuchcinski, Combined scheduling and instruction selection for processors with reconfigurable cell fabric, ASAP 2010, 21st IEEE International Conference on Application-specific Systems, Architectures and Processors, pp.167-174, 2010.
DOI : 10.1109/ASAP.2010.5540997

URL : https://hal.archives-ouvertes.fr/inria-00480680

W. Geurts, Accelerator Data-Path Synthesis for High-Throughput Signal Processing Applications, p.61, 1997.
DOI : 10.1007/978-1-4419-8720-4

M. Gries and K. Keutzer, Building ASIPs : The Mescal Methodology, p.61, 2005.
DOI : 10.1007/b136892

E. Grâce, Hiérarchie mémoire reconfigurable faible consommation pour systèmes enfouis, Thèse de doctorat, p.95, 2010.

C. Guettier, Optimisation globale et placement d'applications de traitement du signal sur architectures parallèles utilisant le programmation par contraintes, Thèse de doctorat, p.52, 1997.

Y. Guo, Mapping applications to a coarse-grained reconfigurable architecture, Thèse de doctorat, p.87, 2006.

S. Guyetant, E. Raffin, E. Jolly, and F. Charot, Projet roma : Rapport sur la plateforme de démonstration et ses résultats -point de vue industriel -. Rapport technique, Agence Nationale de la Recherche (ANR) -CEA-LIST, p.138

R. Hartenstein, The microprocessor is no longer general purpose: why future reconfigurable platforms will win, 1997 Proceedings Second Annual IEEE International Conference on Innovative Systems in Silicon, pp.2-12, 1997.
DOI : 10.1109/ICISS.1997.630241

R. Hartenstein, A decade of reconfigurable computing: a visionary retrospective, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001, pp.642-649, 2001.
DOI : 10.1109/DATE.2001.915091

J. Hauser and J. Wawrzynek, Garp: a MIPS processor with a reconfigurable coprocessor, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186), pp.12-21, 1997.
DOI : 10.1109/FPGA.1997.624600

S. D. Haynes, H. G. Epsom, R. J. Cooper, and P. L. Mcalpine, UltraSONIC: A Reconfigurable Architecture for Video Image Processing, Proceedings of the 12th International Conference on Field-Programmable Logic and Applications (FPL), pp.482-491, 2002.
DOI : 10.1007/3-540-46117-5_51

Z. Huang and S. Malik, Managing dynamic reconfiguration overhead in systemson-a-chip design using reconfigurable datapaths and optimized interconnection networks, Proceedings of the Design, Automation and Test in Europe (DATE'01), pp.735-740, 2001.

Z. Huang, S. Malik, N. Moreano, and G. Araujo, The design of dynamically reconfigurable datapath coprocessors, ACM Transactions on Embedded Computing Systems, vol.3, issue.2, pp.361-384, 2004.
DOI : 10.1145/993396.993403

I. Hurbain, C. Ancourt, F. Irigoin, M. Barreteau, N. Museux et al., A Case Study of Design Space Exploration for Embedded Multimedia Applications on SoCs, Seventeenth IEEE International Workshop on Rapid System Prototyping (RSP'06), pp.133-139, 2006.
DOI : 10.1109/RSP.2006.1

J. Jonsson and K. G. , Shin : A parametrized branch-and-bound strategy for scheduling precedence-constrained tasks on a multiprocessor system, Parallel Processing, International Conference on, p.158, 1997.

L. Jówiak, N. Nedjah, M. Figueroa, S. Kelem, B. Box et al., Modern development methods and tools for embedded reconfigurable systems : A survey. Integration, the VLSI Journal An elemental computing architecture for SD radio, Proceeding of the SDR 07 Technical Conference and Product Exposition, pp.1-33, 2007.

S. Khan, E. Casseau, and D. Menard, Reconfigurable SWP Operator for Multimedia Processing, 2009 20th IEEE International Conference on Application-specific Systems, Architectures and Processors, pp.199-202, 2009.
DOI : 10.1109/ASAP.2009.13

URL : https://hal.archives-ouvertes.fr/inria-00432572

S. Khan, E. Casseau, and D. Menard, High speed reconfigurable SWP operator for multimedia processing using redundant data representation, International Journal of Information Sciences and Computer Engineering, vol.1, issue.93, pp.45-52, 2010.
URL : https://hal.archives-ouvertes.fr/inria-00480330

C. Kim, A. Rassau, S. Lachowicz, and S. Nooshabadi, Eshraghian : 3D- SoftChip : A novel 3D vertically integrated adaptive computing system, VLSI- SoC : From Systems To Silicon, pp.71-86, 2007.

K. Kuchcinski, An approach to high-level synthesis using constraint logic programming, Proceedings. 24th EUROMICRO Conference (Cat. No.98EX204), p.51, 1998.
DOI : 10.1109/EURMIC.1998.711780

K. Kuchcinski, Constraints-driven scheduling and resource assignment, ACM Transactions on Design Automation of Electronic Systems, vol.8, issue.3, pp.355-383, 2003.
DOI : 10.1145/785411.785416

K. Kuchcinski and C. Wolinski, Global approach to assignment and scheduling of complex behaviors based on HCDG and constraint programming Journal of Systems Architecture -Special issue : Synthesis and verification, pp.489-503, 2003.

C. Lee, M. Potkonjak, and W. H. , Mangione-smith : MediaBench : A tool for evaluating and synthesizing multimedia and communications systems, Proceedings of the International Symposium on Microarchitecture, pp.330-335, 1997.

C. Liang and X. Huang, SmartCell: An Energy Efficient Coarse-Grained Reconfigurable Architecture for Stream-Based Applications, EURASIP Journal on Embedded Systems, vol.13, pp.15-29, 2009.
DOI : 10.1016/j.micpro.2006.02.009

A. D. Lucas, S. Heithecker, and R. Ernst, FlexWAFE - a high-end real-time stream processing library for FPGAs, Proceedings of the 44th annual conference on Design automation, DAC '07, pp.916-921, 2007.
DOI : 10.1145/1278480.1278706

D. Marpe, T. Wiegand, and G. Sullivan, The H.264/MPEG4 advanced video coding standard and its applications, IEEE Communications Magazine, vol.44, issue.8, pp.134-143, 2006.
DOI : 10.1109/MCOM.2006.1678121

K. Martin, Génération automatique d'extensions de jeux d'instructions de processeurs, Thèse de doctorat, pp.56-124, 2010.

K. Martin, C. Wolinki, K. Kuchcinski, A. Floch, and F. Charot, DURASE : Generic environment for design and utilization of reconfigurable application-specific processors extensions, University booth at DATE'09, p.59, 2009.

B. Mei and F. Veredas, Masschelein : Mapping an H.264/AVC decoder onto the ADRES reconfigurable architecture, Proceedings of the International Conference on Field Programmable Logic and Applications, pp.622-625, 2005.

B. Mei, S. Vernalde, D. Verkest, and R. Lauwereins, Design methodology for a tightly coupled VLIW/reconfigurable matrix architecture: a case study, Proceedings Design, Automation and Test in Europe Conference and Exhibition, p.38, 2004.
DOI : 10.1109/DATE.2004.1269063

B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins, ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix, Lecture Notes in Computer Science, vol.37, pp.61-70, 2003.
DOI : 10.1007/978-3-540-45234-8_7

D. Menard, E. Casseau, S. Khan, O. Sentieys, S. Chevobbe et al., Reconfigurable Operator Based Multimedia Embedded Processor, Reconfigurable Computing : Architectures, Tools and Applications, pp.39-49, 2009.
DOI : 10.1109/79.826409

URL : https://hal.archives-ouvertes.fr/inria-00432566

E. Mirsky, DeHon : MATRIX : A reconfigurable computing architecture with configurable instruction distribution and deployable resources, IEEE Symposium on FPGAs for Custom Computing Machines, pp.157-166, 1996.

N. Moreano, G. Araujo, and C. C. De-souza, CDFG merging for reconfigurable architectures. Rapport technique IC-03-18, p.61, 2003.

N. Moreano, G. Araujo, Z. Huang, and S. Malik, Datapath merging and interconnection sharing for reconfigurable architectures, Proceedings of the 15th international symposium on System Synthesis , ISSS '02, pp.38-43, 2002.
DOI : 10.1145/581199.581210

N. Moreano, E. Borin, C. De-souza, and G. Araujo, Efficient datapath merging for partially reconfigurable architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.24, issue.7, pp.969-980, 2005.
DOI : 10.1109/TCAD.2005.850844

N. Museau, Aide au Placement d'Applications de Traitement du Signal sur Machines Parallèles Multi-SPMD, Thèse de doctorat, p.52, 2001.

S. Niskanen, Östergärd : Cliquers user's guide, version 1.0, p.65

J. Ostermann, J. Bormans, P. List, D. Marpe, M. Narroschke et al., Video coding with H.264/AVC: tools, performance, and complexity, IEEE Circuits and Systems Magazine, vol.4, issue.1, pp.7-28, 2004.
DOI : 10.1109/MCAS.2004.1286980

K. V. Palem, L. N. Chakrapani, Z. M. Kedem, A. Lingamneni, and K. K. , Muntimadugu : Sustaining moore's law in embedded computing through probabilistic and approximate design : retrospects and prospects, Proceedings of the international conference on Compilers, architecture, and synthesis for embedded systems (CASES), pp.1-10, 2009.

S. Pillement, O. Sentieys, and R. David, DART: A Functional-Level Reconfigurable Architecture for High Energy Efficiency, EURASIP Journal on Embedded Systems, vol.2008, issue.32, pp.1-13, 2008.
DOI : 10.1109/35.714616

URL : https://hal.archives-ouvertes.fr/inria-00446682

C. A. Pinto, A. Beric, H. Peters, E. Van-dalen, and R. Sethuraman, HiveFlex VSP2000 series : A scalable & flexible video signal processor for coding, p.41, 2007.

Y. Qu, J. Soininen, and J. Nurmi, Static scheduling techniques for dependent tasks on dynamically reconfigurable devices, Journal of Systems Architecture, vol.53, issue.11, pp.861-876, 2007.
DOI : 10.1016/j.sysarc.2007.02.004

B. Radunovic, V. M. Milutinovic, E. Raffin, C. Wolinki, F. Charot et al., A survey of reconfigurable computing architectures Casseau : Scheduling, binding and routing system for a run-time reconfigurable operator based multimedia architecture, Proceedings of the 8th International Workshop on Field-Programmable Logic and Applications, From FPGAs to Computing Paradigm (FPL '98) Proceedings of IEEE Conference on Design and Architectures for Signal and Image Processing, pp.376-385, 1998.

K. Rath, S. Tangirala, P. Friel, P. Balsara, J. Flores et al., Reconfigurable array media processor (RAMP), Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871), pp.287-316, 2000.
DOI : 10.1109/FPGA.2000.903420

B. R. Rau, Iterative modulo scheduling, Proceedings of the 27th annual international symposium on Microarchitecture , MICRO 27, pp.63-74, 1994.
DOI : 10.1145/192724.192731

M. Sadiq and S. Khan, Optimal mapping of DSP algorithms on commercially available off-the-shelf (COTS) VLIW DSPs. Consumer Electronics, IEEE Transactions on, vol.53, issue.87, pp.1061-1067, 2007.

T. Sato, H. Watanabe, and K. Shiba, Implementation of dynamically reconfigurable processor DAPDNA-2, 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test, 2005. (VLSI-TSA-DAT)., pp.323-324, 2005.
DOI : 10.1109/VDAT.2005.1500086

M. Schwehm and T. Walter, Mapping and scheduling by genetic algorithms éds : Parallel Processing : CONPAR 94 ? VAPP VI, de Lecture Notes in Computer Science, pp.832-841, 1994.

Y. Shengfa, C. Zhenping, and Z. Zhaowen, Instruction-Level Optimization of H.264 Encoder Using SIMD Instructions, 2006 International Conference on Communications, Circuits and Systems, pp.126-129, 2006.
DOI : 10.1109/ICCCAS.2006.284601

N. Shirazi, W. Luk, and P. Y. Cheung, Automating production of run-time reconfigurable designs, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251), pp.147-156, 1998.
DOI : 10.1109/FPGA.1998.707892

S. Shukla, N. W. Bergmann, and J. Becker, QUKU: A FPGA Based Flexible Coarse Grain Architecture Design Paradigm using Process Networks, 2007 IEEE International Parallel and Distributed Processing Symposium, pp.1-7, 2007.
DOI : 10.1109/IPDPS.2007.370382

H. Singh, M. Lee, G. Lu, F. Kurdahi, and N. Bagherzadeh, MorphoSys: a reconfigurable architecture for multimedia applications, Proceedings. XI Brazilian Symposium on Integrated Circuit Design (Cat. No.98EX216), pp.134-163, 1998.
DOI : 10.1109/SBCCI.1998.715427

G. J. Smit, M. A. Rosien, Y. Guo, and P. M. , Heysters : Overview of the toolflow for the montium processor tile, International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA), pp.45-51, 2004.

G. J. Smit, A. B. Kokkeler, P. T. Wolkotte, P. K. Hölzenspies, M. D. Van-de-burgwal et al., Heysters : The chameleon architecture for streaming DSP applications, EURASIP Journal on Embedded Systems, issue.1, pp.11-11, 2007.

L. Smit, G. Rauwerda, A. Molclerink, P. Wolkotte, and G. Smit, Implementation of a 2-D 8x8 IDCT on the reconfigurable montium core, International Conference on Field Programmable Logic and Applications (FPL), pp.562-566, 2007.

P. Sunna, 264 -Un système de codage vidéo évolué pour la HD et SD, 2005.

J. Teich, T. Blickle, and L. Thiele, An evolutionary approach to system-level synthesis, Proceedings of 5th International Workshop on Hardware/Software Co Design. Codes/CASHE '97, pp.167-88, 1997.
DOI : 10.1109/HSC.1997.584597

G. Theodoridis and D. Soudris, Vassiliadis : Fine-and Coarse-Grain Reconfigurable Computing, chap. A Survey of Coarse-Grain Reconfigurable Architectures and Cad Tools, pp.89-149, 2007.

T. J. Todman, G. A. Constantinides, S. J. Wilton, O. Mencer, and W. Luk, Reconfigurable computing : architectures and design methods, IEE Proceedings Computers and Digital Techniques, pp.193-207, 2005.

T. Toi, N. Nakamura, Y. Kato, T. Awashima, K. Wakabayashi et al., Jing : High-level synthesis challenges and solutions for a dynamically reconfigurable processor, Proceedings of the 2006 IEEE/ACM international conference on Computeraided design (ICCAD '06), pp.702-708, 2006.

Z. Abdin, Evolution in architectures and programming methodologies of coarse-grained reconfigurable computing, Microprocessors and Microsystems, vol.33, issue.3, pp.161-178, 2009.
DOI : 10.1016/j.micpro.2008.10.003

E. Van-dalen and S. G. , Pestana : HiveFlex ISP2100 : An integrated, low-power processor for image signal processing, p.41, 2007.

S. Vassiliadis, S. Wong, G. Gaydadjiev, K. Bertels, G. Kuzmanov et al., The MOLEN polymorphic processor, IEEE Transactions on Computers, vol.53, issue.11, pp.1363-1375, 2004.
DOI : 10.1109/TC.2004.104

E. Waingold, M. Taylor, V. Sarkar, W. Lee, V. Lee et al., Baring it all to software: Raw machines, Computer, vol.30, issue.9, pp.86-93, 1997.
DOI : 10.1109/2.612254

C. Wolinski and K. Kuchcinski, Identification of Application Specific Instructions Based on Sub-Graph Isomorphism Constraints, 2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP), p.125, 2007.
DOI : 10.1109/ASAP.2007.4430001

C. Wolinski, K. Kuchcinski, K. Martin, A. Floch, E. Raffin et al., Graph constraints in embedded system design, Workshop on Combinatorial Optimization for Embedded System Design (COESD), p.54, 2010.
URL : https://hal.archives-ouvertes.fr/inria-00481135

C. Wolinski, K. Kuchcinski, and E. Raffin, Automatic design of application-specific reconfigurable processor extensions with UPaK synthesis kernel, ACM Transactions on Design Automation of Electronic Systems, vol.15, issue.1, pp.1-36, 2009.
DOI : 10.1145/1640457.1640458

URL : https://hal.archives-ouvertes.fr/inria-00451649

C. Wolinski, K. Kuchcinski, E. Raffin, F. Charot, H. Zhang et al., Architecture-driven synthesis of reconfigurable cells Interconnect architecture exploration for low-energy reconfigurable single-chip DSPs, Proceedings of the 12th EUROMICRO Conference on Digital System Design Architectures Proceedings of the IEEE Computer Society Workshop on VLSI'99 (WVLSI '99, pp.80-102, 1999.