J. S. Kilby, Invention of the integrated circuit, IEEE Transactions on Electron Devices, vol.23, issue.7, pp.648-654, 1976.
DOI : 10.1109/T-ED.1976.18467

H. Mathieu, Physique des semiconducteurs et des composants électroniques, 2004.

F. Fagin, Insulated gate field effect transistor integrated circuits with silicon gates, IEEE Transactions on Electron Devices, vol.16, issue.2, p.236, 1969.
DOI : 10.1109/T-ED.1969.16611

G. E. Moore, Gramming more Components onto Integrated Circuits, Electronics, 1965.
DOI : 10.1109/jproc.1998.658762

C. A. Mack, The end of the semiconductor industry as we know it, Emerging Lithographic Technologies, 2003.

L. Babaud, Thèse: Développement et optimisation d'un procédé de gravure grille polysilicium pour les noeuds technologiques 45nm et 32nm, 2010.

T. Skotnicki, Transistor MOS et sa technologie de fabrication

T. H. Lee, The design of CMOS Radio-Frequency integrated circuits, 2008.
DOI : 10.1017/CBO9780511817281

L. Broussous and . Hdr, Comportement en solution de nettoyage, des matériaux des interconnexions de circuits intégrés Grenoble : Université de Joseph Fourier, 2010.

S. Galdin, Electronique ultime. paris : Institut d'électronique fondamentale-Université deParis sud

D. Civera, http://www.presence-pc.com/actualite/wafer-450-mm-Intel-37885

M. Lapedus, Debate rages over 450mm wafer fabs, Eetimes, 2006.

L. Thompson, Introduction to Microlithography, ACS Symposium, vol.219, 1983.
DOI : 10.1021/bk-1983-0219

W. M. Moreau, Semiconductor lithography: Principles, Practices and Materials, 1988.
DOI : 10.1007/978-1-4613-0885-0

D. K. Lam and . Http, lithography-cost-of-ownership- considerations.html. The portal for Electronics Manufacturing, 2011.

E. Abbe, Beiträge zur Theorie des Mikroskops under des Mikroskopischen Wahrnehmung, Archiv. f. Mikroskopiche Anat, vol.9, 1873.
DOI : 10.1007/bf02956173
URL : http://publikationen.ub.uni-frankfurt.de/files/11525/E001743295.pdf

B. Mortini, Thèse: étude des résines photolithographiques positives 193nm à amplification chimique et mise au point de leurs conditions de procédé, 2001.

L. Rayleigh, Investigations in optics with special reference to the spectroscope

H. Levinson, Principles of lithography. Society of photo optical, 2005.

T. Jhaveri, Enabling Technology Scaling with, Production" Lithography Processes
DOI : 10.1117/12.776484

F. Schellenberg, MEEF in theory and practice, 19th Annual Symposium on Photomask Technology, 1999.
DOI : 10.1117/12.373313

O. Soichi, Immersion lithography: its history, current status, and future prospects, pp.277-786, 2008.

J. You, Investigation of resolution enhancement by using interferometric immersion lithography with a Liord mirror, Journal of the Korean physical society, vol.6, issue.54, 2009.

M. Switkes, Immersion lithography: beyond the 65nm node with optics

C. Chang, Watermark defect formation and removal for immersion lithography, Optical Microlithography XIX
DOI : 10.1117/12.658422

T. and S. Gau, Image characterization of bubbles in water for 193nm immersion lithographyfar fiels approach, JM3, vol.3, 2004.

P. J. Silverman, Equipement for the nanometric generation, 2005.

N. Seong and H. Kang, Pattern Displacement Error under Off Axis Illumination, Japanese Journal of Applied Physics, vol.37, issue.Part 1, No. 12B, pp.6695-6697
DOI : 10.1143/JJAP.37.6695

T. Horiuchi, Study of optimum annular illumination conditions by evaluating the resolution limit and pattern image contrast. 12A, Appi; Phys, 1996.

N. Cobb, Thèse: Fast optical and process proximity correction algorithms for integrated circuit manufacturing. Citeseer, 1998.

N. B. Cobb, Experimental results on optical proximity correction with variable-threshold resist model, Optical Microlithography X, 1997.
DOI : 10.1117/12.275977

Y. Mutsuharu, Comparison of Lithographic Performance between MoSi Binary mask and MoSi Attenuated PSM, pp.277-786, 2009.

M. D. Levenson, Improving resolution in lithography xith phase shifting mask, 1982.

T. Eom, Comparative Study of Binary Intensity Mask and Attenuated PSM mask using hyper NA immersion lithography for sub 45nm Era, SPIE, vol.6924, 2008.

B. J. Lin, The attenuated Phase-shifting mask. 1, Solid state technology, 1992.

G. Galand, Thèse: Génération automatique de motifs pour les masques à décalage de phase altérnés, 1999.

K. Toh, Chromeless phase shifted mask: a new approach to phase shofting masks, SPIE, vol.1496, 1990.

K. Toru, Evaluation of quartz dry etching profile for the PSM lithography performance

H. Iwai, Future nanoelectronic device technologies -high-k, nanowire, and alternative channel-. p1, 2008.

B. J. Lin, Optical lithography???present and future challenges, Comptes Rendus Physique, vol.7, issue.8, 2006.
DOI : 10.1016/j.crhy.2006.10.005

P. Voisin, Thèse: Lithographie de nouvelle génération par nanoimpression

G. Brewer, Electron beam technology in microelectronic fabrication, 1980.

S. Chou, Sub 10nm imprint lithography and application. 2897-2904, J. Vac. Sci

J. E. Bjorkholm, EUV lithography-the successor to optical lithography?

S. Manakli, Thèse: Amélioration de la profondeur de champ de la lithographie CMOS sub 0,1µm par des méthodes de double exposition, 2003.

M. Lapedus and . Http, eetimes.com/electronics-news/4210901/EUV-tool-costs-hit-- 120-million-. eetime news and analysis, 2010.

M. Maenhoudt, Double patterning scheme for sub-0.25 k1 single damascene structures, 1508.

M. Maenhoudt, Alternative process schemes for double patterning that eliminate the intermidate etch step, SPIE, vol.6924, pp.6924-6948, 2008.

G. Wakamatsu, Double patterning process with freezing technique. 7273-10, SPIE, vol.7273, 2009.

T. Nakamura, Development of freezing free LLE process, 6th International Symposium on immersion lithography extensions, 2009.

P. Wong, Litho-process-litho for 2D 32nm hp Logic and DRAM double patterning, Optical Microlithography XXIII, 2010.
DOI : 10.1117/12.846998

J. Finders, Solutions for 22nm node patterning using ArFi Technology, SPIE, vol.7973, 2011.

M. Dusa, Pitch doubling through dual-patterning lithography challenges in integration and litho budgets, Optical Microlithography XX, 2007.
DOI : 10.1117/12.714278

L. Babaud, Thèse: Développement et optimisation d'un procédé de gravure de grille polysilicium pour les noeuds technologiques 45nm et 32nm, 2010.

W. Shiu, Spacer double patterning technique for sub-40nm DRAM manufacturing process development, Lithography Asia 2008, 2008.
DOI : 10.1117/12.804641

Y. Chang, Full area pattern decomposition of selph alignes double patterning for 30nm node NAND FLASH process, SPIE, vol.7637, 2010.

W. Jung, Patterning with spacer for expanding the resolution limit of current lithography tool, Design and Process Integration for Microelectronic Manufacturing IV, pp.6156-6157, 2006.
DOI : 10.1117/12.650991

J. Finders, Litho and patterning challenges for memory and logic applications at the 22nm node, SPIE, vol.7640, 2010.

J. Finders, Dense lines created by spacer DPT scheme: process control by local dose adjustment using advanced scanner control, Optical Microlithography XXII, 2009.
DOI : 10.1117/12.814091

S. Owa, Immersion lithography extension down to 10nm half pitch . SPIE, Litho Vision, 2010.

W. H. Arnold, Toward 3nm overlay and critical dimension uniformity: an integrated error budget for double patterning lithography, Optical Microlithography XXI, pp.692404-692410
DOI : 10.1117/12.782311

V. Farys, Enabling 22nm logic node with advanced RET solutions, 79730T, SPIE, vol.7973, 2011.

M. Cho, Double Patterning Technology Friendly Detailled Routing. 506-511, 2008.

D. Maquin, Eléments de théorie des graphes et programmation linéaire, Laurraine : Institut national polytechnique de Laurraine, 2003.

T. Chiou, Development of Layout Split Algorithms and Printability Evaluation

M. Drapeau, Double patterning design split implementation and validation for the 32nm node, Design for Manufacturability through Design-Process Integration, 2007.
DOI : 10.1117/12.712139

H. A. Eiselt, Arc routing problems: the chinese postman problem.Operation research, 1995.

M. K. Kwan, Graphic programming using odd and even points, Chinese mathematics, 1962.

N. E. Gibbs, A cycle generation algorithme for finite undirected linear graphs. 564-568, Journal of the association of the computing, vol.16, 1969.

G. Galand, Thèse: Génération automatique de motifs pour les masques à décalage de phase altérnés, 1999.

N. G. Bruinj and . De, A colour problem for infinite graphs and a problem in the theory of relations, Amsterdam : Mathematics, vol.54, 1951.

P. Nikolsky, Topological and Model Based approach to Native Conflicts correction and pitch decomposition for Double Patterning, 2008 IEEE/SEMI Advanced Semiconductor Manufacturing Conference, pp.382-386, 2008.
DOI : 10.1109/ASMC.2008.4529076

B. W. Smith, Revealing the causes of across-pitch imaging differences, SPIE, vol.5040, pp.399-407, 2003.

A. K. Wong, Resolution enhancement techniques in optical lithography, SPIE, vol.17, 2001.
DOI : 10.1117/3.401208

C. Mack, Fundamental Principles Of Optical Lithography, 2007.
DOI : 10.1002/9780470723876

T. Terasawa, Theoretical calculation of mask error enhancement factor for periodic pattern immaging, 12B Jpn, J. Appl. Phys, vol.39, 2000.

S. Manakli and . Thèse, Amélioration de la profondeur de champ de la lithographie CMOS sub 0,1µm par des méthodes de double exposition, Grenoble : Institut National Polytechnique de Grenoble, 2003.

M. Berg and . De, Computational geometry: algorithms and applications, 2008.

M. Gondran, Graphes et algorithmes: Le problème du postier chinois non orienté, P278- 281, 1979.

F. Barahona, On some applications of the chinese postman problem, pp.1-15, 1990.