S. Les, Intrinsics constituent un langage très proche de l'AltiVec, ce qui permet une plus grande facilité de portage

J. Stokes, PowerPC on Apple: An architectural history, 2004.

J. Stokes, The Pentium: An Architectural history of the World's Famous Desktop Processor, 2004.

J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, 2002.

P. Semiconductors, Introduction to VLIW Computer Architecture. Pub#, pp.9397-750

G. Pokam and F. Bodin, Energy-Delay Tradeoff Analysis of ILP-based Compilation Techniques on a VLIW Architecture, 2003.
URL : https://hal.archives-ouvertes.fr/inria-00071558

). A. Darte, Y. Robert, and F. Vivien, Scheduling and Automatic Parallelization, 2000.
DOI : 10.1007/978-1-4612-1362-8
URL : https://hal.archives-ouvertes.fr/hal-00856645

M. J. Flynn, Very high-speed computing systems, Proceedings of the IEEE, vol.54, issue.12, pp.1901-1909, 1966.
DOI : 10.1109/PROC.1966.5273

M. Cosnard and D. Trystram, Parallel Algorithms and Architectures, 1995.
URL : https://hal.archives-ouvertes.fr/hal-00857122

J. Stokes, Introduction to the Multithreading, Superthreading and Hyperthreading, ArsTechnica.com, issue.14, 2002.

F. Semiconductor, AltiVec® Technology Programming Environments Manual. rev3, 20) IBM. IBM PowerPC 970FX RISC Microprocessor User's Manual. version 2.3, 2006.

J. Stokes, Inside the IBM PowerPC, 2003.

J. A. Kahne, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer et al., Introduction to the Cell Multiprocessor, IBM J. RES. & DEV, vol.49, issue.45, 2005.

M. Kistler, M. Perrone, and F. Petrini, Cell Multiprocessor Communication Network: Built for Speed, IEEE Micro, vol.26, issue.3, pp.10-23, 2006.
DOI : 10.1109/MM.2006.49

G. Torres, Inside Pentium M architecture. Hardwaresecrets.com, 2006.

J. Stokes, A look at Centrino's Core: The Pentium M. Arstechnica.com, 2004.

D. Kanter, Intel's Next Architecture Microarchitecture Unveiled, Readworldtech.com, 2006.

J. Stokes, Into the Core: Intel's next-generation microarchitecure, Arstechnica.com, 2006.

. Intel, Intel 64 and IA-32 Architectures Software Developer's Manual, Basic Architecture. Order Number 253665, 2009.

J. W. Cooley and W. Tukey, An algorithm for the machine calculation of complex Fourier series, Mathematics of Computation, vol.19, issue.90, pp.297-301, 1965.
DOI : 10.1090/S0025-5718-1965-0178586-1

P. Duhamel and H. Hollmann, ???Split radix??? FFT algorithm, Electronics Letters, vol.20, issue.1, 1984.
DOI : 10.1049/el:19840012

S. G. Johnson and M. Frigo, A Modified Split-Radix FFT With Fewer Arithmetic Operations, IEEE Transactions on Signal Processing, vol.55, issue.1, pp.111-119, 2007.
DOI : 10.1109/TSP.2006.882087

S. Winograd, On computing the discrete Fourier transform, Mathematics of Computation, vol.32, issue.141, pp.175-199, 1978.
DOI : 10.1090/S0025-5718-1978-0468306-4

P. N. Swarstrauber, Multiprocessor FFTs, Parallel Computing, vol.5, issue.1-2, pp.197-210, 1987.
DOI : 10.1016/0167-8191(87)90018-4

D. H. Bailey, A High-Performance FFT Algorithm for Vector Supercomputers, International Journal of High Performance Computing Applications, vol.2, issue.1, pp.82-87, 1988.
DOI : 10.1177/109434208800200106

A. C. Chow, G. C. Fossum, and D. A. Brokenshire, A Programming Example: Large FFT on the Cell Broadband Engine, 2005.

A. C. Chow, G. C. Fossum, and D. A. Brokenshire, Unleashing the Power: A programming example of large FFTs on Cell, 2005.

G. Bruun, z-transform DFT filters and FFT's, IEEE Transactions on Acoustics, Speech, and Signal Processing, vol.26, issue.1, pp.56-63, 1978.
DOI : 10.1109/TASSP.1978.1163036

S. , S. Within, A. Register-dolbeau, R. Bihan, S. Bodin et al., NASoftware, Conversion Tools, http://www.nasoftware.co.uk/products/conversiontools.html (54) SynDEx, http://www-rocq.inria.fr/syndex/ (55) Gedae, 51) FFT Benchmark Results. FFTW.org (52) HMPP: A Hybrid Multi-Core Parallel Programming Environment. CAPS Entreprise, 2007.

M. Puschel, SPIRAL: Code Generation for DSP Transforms, 59) G5 Performance Programming) Curry S.. An introduction to the IDE for the Cell Broadband Engine SDK, IBM, pp.235-275, 2005.
DOI : 10.1109/JPROC.2004.840306

). L. Blackford, J. Demmel, J. Dongarra, I. Duff, S. Hammarling et al., An updated set of basic linear algebra subprograms (BLAS), ACM Transactions on Mathematical Software, vol.28, issue.2, pp.28-30, 2002.
DOI : 10.1145/567806.567807

). M. Frigo and S. G. Johnson, The Design and Implementation of FFTW3, Proceedings of the IEEE, vol.93, issue.2, pp.216-231, 2005.
DOI : 10.1109/JPROC.2004.840301

K. Allen and . Kennedy, Advanced Compilation for High Performance Computing. Edition Morgan- Kauffman, 2005.

). D. Kästner and S. , ILP-based Instruction Scheduling for IA-64, ACM SIGPLAN Notices, vol.36, issue.8, pp.145-154, 2001.
DOI : 10.1145/384196.384217

M. J. Li, D. Garzaran, and . Padua, Optimizing Sorting with Genetic Algorithms, Proceedings of the International Symposium on Code Generation and Optimization, 2005.