, 100 3.2.2.1 Schéma équivalent intrinsèque, p.102
, 112 3.3.2 Modélisation utilisée dans le macro-modèle de réference, p.112
, 132 4.3.1.2 Dopage graduel dans le canal, p.140
, A 3.7GHz 130nm CMOS-SOI class E RF power amplifier, Sarnoff Symposium, pp.1-4, 2010.
, Self-Heating Characterization and Extraction Method for Thermal Resistance and Capacitance in HV MOSFETs, IEEE Electron Device Letters, vol.25, issue.3, 2004.
DOI : 10.1109/LED.2003.821669
, New Method for Temperature-Dependent Thermal Resistance and Capacitance Accurate Extraction in DMOS Transistors, Technical Digest of IEEE International Electron Device Meeting, IEDM 2003, pp.561-564, 2003.
, Comparison of Self-Heating Effects in Bulk-Silicon and SO1 High-Voltage Devices, 1994.
, A. surface-potential-based high-voltage compact LDMOS transistor model, IEEE Trans. Electron Dev, vol.52, p.999, 2005.
, Application des technologies CMOS sur SOI aux Fonctions d'Interface des Liens de Communication Haut Débit (> 10Gbit/s), Thèse de Doctorat de l'Institut National Polytechnique de Grenoble, 2005.
, Modélisation des capacités dans les dispositifs avancés, 2005.
, Device and Technology Evolution for Si-Based RF, IEEE Transactions on Electron Devices, vol.52, issue.7, pp.1235-1258, 2005.
, Broad-band determination of the FET small-signal equivalent circuit, Bsi01] BSIM 4.2 Manual, Univ. of California, 1996.
DOI : 10.1109/22.55781
, Macro-modélisation des structures MOS " haute tension " intégrées avec prise en compte de l'auto-échauffement, EPFL, Tech.Rep. Thèse de Doctorat de L'INSA de Lyon, 1999.
, Improved Test Structure for Thermal Resistance Scaling Study in Power Devices Algorithmic Approach for Thermal Port Definition A simple formula for two-dimensional capacitance, IEEE Transactions on Solid State Electron, vol.30, issue.31, pp.973-974, 1988.
, A new generation of power unipolar devices: the concept of the Floating Islands MOS Transistor (FLIMOST), Proceedings ISPSD'2000, pp.69-72
, Compact Modeling of Lateral Nonuniform Doping in High-Voltage MOSFETs, IEEE Transactions on Electron Devices, vol.54, issue.6, p.1527, 2007.
DOI : 10.1109/TED.2007.896597
, High Frequency Characterization of Gate Resistance in RF MOSFETs, IEEE Electron Device Letters, vol.22, issue.2, pp.98-100, 2001.
, Impact of Self-Heating Effect on Hot Carrier Degradation in High-Voltage LDMOS Vers la réalisation de composante haute tension, forte puissance sur diamant CVD, Thèse de Doctorat de l'Université Paul Sabatier, pp.881-884, 2007.
, An Accurate DC Model for High Voltage Lateral DMOS Transistors Suited for CACD, IEEE Trans. Electron Dev, pp.1964-1970, 1986.
, Self-Consistent FET Models for Amplifier Design and Device Diagnostics, MTT-S International Microwave Symposium Digest, pp.427-429, 1984.
, What are the limiting parameters of deep submicron MOSFETs for high frequency applications?, IEEE Electron Device Letters, vol.24, issue.3, pp.189-191, 2003.
, A new method for determining the FET small-signal equivalent circuit, IEEE Transactions on Microwave Theory and Techniques, vol.36, issue.7, pp.1151-1159, 1988.
, Etude des potentialités des technologies CMOS avancées pour les radiofréquences : Application aux amplificateurs de puissance, Thèse de Doctorat de l'Institut National Polytechnique de Grenoble, 2001.
, Intégration de transistors haute tension en technologie CMOS 0,13µm pour la gestion d'énergie des systèmes portables, Thèse de Doctorat de l'INSA, 2005.
, An accurate decoupled C.V method for characterizing channel and overlap capacitances of miniaturized MOSFET, Proc. VLSITSA, pp.256-260, 1993.
, MOOSE: A physically based compact DC model of SOl LDMOSFETs for analogue circuit simulation, IEEE.T. Comput, Aid.D, vol.23, p.1399, 2004.
, An advanced surface-potential-plus MOSFET model, Workshop on Compact Modeling, 2003.
, HiSIM: The first complete drift-diffusion MOSFET model for circuit simulation, Proc. IEEE Int. Conf. Solid-state and Integrated Circuit Technology, pp.861-866, 2001.
, HiSIM: Self-consistent surface-potential MOS- Model valid down to sub-100nm technologies, Proc. 5th Int. Conf. on Modelling and Simulation of Microsystems (MSM), 2002.
, New self heating structures for thermal coupling modeling on multi-fingered SOI power devices, 2009 21st International Symposium on Power Semiconductor Devices & IC's
DOI : 10.1109/ISPSD.2009.5158010
, The Silicon Isolated-Gate Field Effect Transistor, Proc IEEE, vol.51, pp.1190-1202, 1963.
, Adjacent Device Thermal Effects Modeling and Characterization in Dielectrically Isolated Bipolar Technology, 2006.
, Analysis of Microwave Measurement by Means of Signals Flow Graphs, IRE Transactions on Microwave Theory and Techniques, vol.8, issue.2, 1960.
, Circuit Model for Power LDMOS including Quasi-Saturation, Proc. SISPAD, pp.15-18, 1999.
, Characteristics of SOI FETs under pulsed conditions, IEEE Trans. Electron Devices, vol.44, pp.1923-1930, 1997.
, SOI thermal impedance extraction methodology and its significance for circuit simulation, IEEE Trans. Electron Devices, vol.48, pp.730-736, 2001.
, Thermal Proprieties of Very Fast Transistors, IEEE Trans. On Electron Devices, issue.178, pp.586-594, 1970.
, Physical DMOST modeling for high-voltage IC CAD, IEEE Transactions on Electron Devices, vol.37, issue.3, p.797, 1990.
DOI : 10.1109/16.47788
, New physical insights and models for high-voltage LDMOST IC CAD, IEEE Transactions on Electron Devices, vol.38, issue.7, p.1641, 1991.
DOI : 10.1109/16.85161
, A Compact-Charge LDD-MOSFET Model, IEEE Transactions on Electron Devices, vol.44, issue.9, 1997.
, Characterisation of the overlap capacitance of submicron LDD MOSFETs, Proc. ESSDERC, p.757760, 1995.
, A comparative study of thermal measurement techniques currently available to the semiconductor industry, 2000 GaAs Reliability Workshop. Proceedings (IEEE Cat. No.00TH8513), pp.79-98, 2000.
DOI : 10.1109/GAASRW.2000.902423
, Etude physique des non-linéarités dans les transistors MOS de puissance radiofréquences, Thèse de Doctorat de l'Université Paul Sabatier, 1999.
, Power Waves and the Scattering Matrix Analytical model for the AIGaAs/GaAs multiemitter finger HBT including self-heating and thermal coupling effects, IEEE Proc.-Circuits Devices Syst, pp.194-202
, Measurement & Modeling of Self-Heating in SOI MOSFETs, IEEE Transaction on Electron Devices, pp.69-75, 1994.
, Overlooked interfacial silicide-polysilicon gate resistance in MOS transistors, IEEE Transactions on Electron Devices, vol.48, issue.9, p.21792181, 2001.
, Thermal Coupling in 2-Finger Heterojunction Bipolar Transistors, IEEE Transaction on Electron Devices, vol.42, issue.6, 1995.
, BSIM3v3.2 MOSFET model. Users' manual Intégration dans un environnement de simulation circuit d'un modèle électrothermique de transistor bipolaire à hétérojonction issu de simulations thermique tridimensionnelles, Thèse de Doctorat de l, 1998.
, Extracting small-signal model parameters of silicon MOSFET transistors, IEEE MTT-S International Microwave Symposium Digest, vol.2, pp.865-868, 1994.
, Lateral 10-15 V DMOST with very low 6 mohm.mm/sup 2/ on resistance, The 14th International Symposium on Power Semiconductor Devices and ICs, pp.301-304, 2002.
, Simulation des effets thermiques dans un transistor LDMOS en technologie SOI, Master 2 Micro-Nano Electronique de Grenoble Option Physique des Composants et Matériaux page 30, 2005.
, Investigation of self-heating in VLSI and ULSI MOSFETs, International Conference on Microelectronic Test Structures, pp.221-226, 1990.
DOI : 10.1109/ICMTS.1990.67907
, Monitoring the temperature rise in SOI transistors by measurement of leakage current, 1991 IEEE International SOI Conference Proceedings, pp.28-29, 1991.
DOI : 10.1109/SOI.1991.162840
, Fundamentals of heat transfer in a multilayer system, Microwave Journal, v35 n1, pp.165-172, 1992.
, Contribution à l'Analyse Physique du transistor M.O.S. dans son évolution vers les Microstructures, Thèse de Doctorat d'Etat, 1979.
, High-Voltage Drain Extended MOS Transistors for 0.18 µm Logic CMOS Process, Solid-State Device Research Conference, pp.376-379, 2000.
, On the performance advantage of PDISOI CMOS with floating bodies, IEEE Transactions on Electron Devices, pp.96-104, 2002.
, On the performance advantage of PDISOI CMOS with floating bodies, IEEE Transactions on Electron Devices, pp.96-104, 2002.
, The MOS model, level 1101, 2002.
, Le transistor MOS de puissance à tranchées : modélisation et limites de performances, Thèse de doctorat, 1996.
, Compact Modeling of the Self-Heating Effect in 120nm Multifinger Body-Contacted SOI MOSFET for RF Circuits, IEEE International SOI Conference, pp.159-161, 2004.
, Structural Dependence of the Thermal Resistance of Trench- Isolated Bipolar Transistors, Proceedings BCTM, pp.100-103, 2002.
, Avalanche characteristics of MOS transistors, Proceedings 21st International Conference on Microelectronics, pp.371-381, 1997.
, A simple model for the overlap capacitance of a VLSI MOS device, IEEE Trans. Electron Devices, vol.29, issue.12, pp.1870-1875, 1982.
, Thermal Modeling, Characterization and Management of Onchip Networks, pp.67-78, 2004.
, Modelling Thermal Effects on MOS I-V Characteristics, IEEE Electron Device Letters, vol.4, issue.10, pp.362-364, 1983.
, Optimized Trench MOSFET Technologies for Power Devices, IEEE Transactions on Electron Devices, vol.6, pp.1435-1443, 1992.
, p-n Junction Transistors, Phys. Rev, vol.83, pp.151-162, 1951.
, Unipolar Field -Effect Transistors, Proc. IRE, pp.1365-1376, 1952.
, D-MOS transistor for microwave applications, IEEE Transactions on Electron Devices, vol.19, issue.1, pp.45-53, 1972.
DOI : 10.1109/T-ED.1972.17370
, A new Empirical Nonlinear Model for Sub-250nm Channel MOSFET, IEEE Microwave and Wireless Components Letters, vol.13, 2003.
, Temperature-Aware Micro-architecture, Proceedings. 30th Annual International Symposium on Digital, pp.2-13, 2003.
, Effects of the lightly doped drain configuration on capacitance characteristics of submicron MOSFET's, Proc. IEEE Int. Electron Devices Meeting (IEDM), p.197, 0200.
, High Density, Sub 10mOhm RDSon 100Volt N-Channel FETs for automotive Applications, Proceedings of the ISPSD'2000 Conference, pp.273-276, 2000.
, The Thermal Equivalent Circuit of a Transistor, IBM Journal of Research and Development, vol.3, issue.1, pp.35-45, 1959.
, SPICE model and parameters for fully-depleted SOI MOSFET's including self-heating, IEEE Electron Device Letters, vol.15, issue.10, pp.374-376, 1994.
DOI : 10.1109/55.320972
, Measurement and modeling of self-heating in SO NMOSFET's, IEEE Transactions on Electron Devices, vol.41, issue.1, pp.69-75, 1994.
, Measurement and modeling of self-heating in SOI nMOSFETs, IEEE Trans. Electron Devices, vol.41, pp.69-75, 1994.
, Contribution à la modélisation analytique tridimensionnelle de l'auto-échauffement dans les transistors bipolaires à hétérojonction de type
, Modeling of the on-resistance of LDMOS, VDMOS, and VMOS power transistors, IEEE Transactions on Electron Devices, vol.27, issue.2, pp.27-356, 1980.
DOI : 10.1109/T-ED.1980.19868
, Parasitic capacitance of submicrometer MOSFET's, IEEE Trans. Electron Devices, vol.46, issue.9, p.1895, 1900.
, Numerical Comparison of DMOS, VMOS and UMOS Power Transistors, IEEE Transactions On Electron Devices, vol.30, pp.73-76, 1983.
, Self-Heating Effects in SOI MOSFETs and Their Measurement by Small Signal Conductance Techniques, IEEE Trans.on Electron Devices, vol.43, issue.12, pp.2240-2248, 1996.
, The vertical concept of power MOSFETs, Materials Science and Engineering B, vol.89, pp.439-443, 2002.
, Comparison of RF performance of vertical and lateral DMOSFET Operation and Modeling of the MOS Transistor, The 11th International Symposium on Power Semiconductor Devices and ICs, pp.245-248, 1999.
, Contribution à la caractérisation hyperfréquence de composant MOSFET en vue de la conception de fonction intégrées pour des applications en gamme millimétrique, Thèse de l'Université des Sciences et Technologies de Lille, spécialité électronique, 2001.
, Application of the MOS charge-sheet model to non uniform doping along the channel, Solid State Electron, vol.38, p.1497, 1995.
, Rigorous Thermodynamic Treatment of Heat Generation and Conduction in Semiconductor Device Modeling Verification of overlap and fringing capacitance models for MOSFET's, IEEE Transactions on Computer-Aided Design Solid-State Electron, vol.9, issue.44, pp.1105-1109, 1990.
, Equivalent Circuit Modelling of Static Substrate Thermal Coupling Using VCVS Representation, IEEE Journal of solid-state circuits, vol.37, issue.9, 2002.
, A thermal design methodology for multifinger bipolar transistor structures, IEEE Transactions on Electron Devices, vol.49, issue.8, pp.1710-716, 1996.
DOI : 10.1109/TED.2002.801306
, Hierarchical thermal modelling for SOI technology, 20 th IEEE SEMI-THERM Symposium, 2004.
, Analytical Device Model of SOI MOSFETs Including Self-Heating Effect, N°. 12B, pp.3677-3684, 1991.
DOI : 10.1143/JJAP.30.3677
, Laterally Diffused Metal Oxide Semiconductor Model for Device and Circuit Optimization, Japanese Journal of Applied Physics, vol.47, issue.4, p.2560, 2008.
DOI : 10.1143/JJAP.47.2560
, On Scattering Matrices Normalized to Complex Port Numbers, Proceeding of the IRE, 1961.
, Static and dynamic thermal characteristics of IGBT power modules, pp.37-40, 1999.
, Le transistor MOS de puissance : la relaxation thermiques et les effets liés à la configuration N -N + du drain, Thèse de Doctorat de l, 1980.