.. Multi-core-dsps, Comparing a Present Single-core Development Chain to a Possible Development Chain for

L. Mhz and . .. Downlink, Baseband Spectrum of a Fully-Loaded 20, p.37

I. .. Prototype, Example of an IBSDF Actor with Ports and its, p.99

.. Et-chronométrage, Les quatre phases de la parallélisationparallélisationà grain moyen : extraction, partitionnement , ordonnancement, p.168

.. Génération-de-code-statique, 174 B.13 Diagrammes de Ferrer : les différentes allocations possible de N CBsàCBsà des utilisateurs, p.175

M. Pelcat, J. Nezan, and S. Aridhi, Adaptive multicore scheduling for the LTE uplink, 2010 NASA/ESA Conference on Adaptive Hardware and Systems
DOI : 10.1109/AHS.2010.5546233

URL : https://hal.archives-ouvertes.fr/hal-00488576

M. Pelcat, J. Piat, M. Wipliez, J. Nezan, and S. Aridhi, An Open Framework for Rapid Prototyping of Signal Processing Applications, EURASIP Journal on Embedded Systems, vol.75, issue.9, 2009.
DOI : 10.1109/78.295199

URL : https://hal.archives-ouvertes.fr/hal-00429312

M. Pelcat, J. Nezan, J. Piat, J. Croizer, and S. Aridhi, A System-Level architecture model for rapid prototyping of heterogeneous multicore embedded systems, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00429397

J. Piat, S. S. Bhattacharyya, M. Pelcat, and M. Raulet, Multi-core code generation from interface based hierarchy, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00440479

M. Pelcat, P. Menuet, S. Aridhi, and J. Nezan, Scalable compile-time scheduler for multi-core architectures, 2009 Design, Automation & Test in Europe Conference & Exhibition, 2009.
DOI : 10.1109/DATE.2009.5090909

URL : https://hal.archives-ouvertes.fr/hal-00429393

M. Pelcat, S. Aridhi, and J. Nezan, Optimization of automatically generated multicore code for the LTE RACH-PD algorithm, 2008.
URL : https://hal.archives-ouvertes.fr/hal-00336477

J. Piat, M. Raulet, M. Pelcat, P. Mu, and O. Déforges, An extensible framework for fast prototyping of multiprocessor dataflow applications, 2008 3rd International Design and Test Workshop, 2008.
DOI : 10.1109/IDT.2008.4802500

URL : https://hal.archives-ouvertes.fr/hal-00398830

F. Décologne, M. Blestel, M. Raulet, and M. Pelcat, Specific Functional Units for SVC: Textual description and CAL implementation, M15432, 84th MPEG Meeting Document Register, 2008.

M. Pelcat, M. Blestel, and M. Raulet, From AVC Decoder to SVC: Minor Impact on a Dataflow Graph Description, 26th Picture Coding Symposium, PCS, 2007.

M. Pelcat, M. Raulet, O. Déforges, M. Blestel, and J. Nezan, Implementing SVC from RVC AVC: description of the specific SVC FUs, 2007.
URL : https://hal.archives-ouvertes.fr/hal-00696462

M. Raulet, M. Pelcat, and M. Blestel, From AVC to SVC: minor and major modifications in a RVC decoder implementation, M14655, 81st MPEG Meeting Document Register, 2007.

M. Pelcat, M. Blestel, M. Raulet, and J. Nezan, Evolutions of RVC so as to handle SVC decoding, M14463, 80th MPEG Meeting Document Register, 2007.

G. Roquier, M. Pelcat, M. Raulet, M. Wipliez, J. Nezan et al., A scheme for implementing MPEG-4 SP codec in the RVC framework, 2007.
URL : https://hal.archives-ouvertes.fr/hal-00696464

. Multiplexing, 15 [36.09e] 3GPP: TS 36.213. Evolved Universal Terrestrial Radio Access (E-UTRA); physical layer procedures (Release 9), p.123, 2009.

]. W. Ack82 and . Ackerman, Data flow languages, Computer, vol.15, issue.2 4, pp.15-25, 1982.

]. S. Ala07 and ]. G. Alamoutiamd67, A simple transmit diversity technique for wireless communications . The best of the best: fifty years of communications and networking research Validity of the single processor approach to achieving large scale computing capabilities, spring joint computer conference Parameterized dataflow modeling for DSP systems Consistency analysis of reconfigurable dataflow specifications, Proceedings of the Lecture notes in computer science, pp.17-41, 1967.

S. Bhattacharyya, G. Brebner, J. Eker, J. Janneck, M. Mattavelli et al., OpenDF -a dataflow toolset for reconfigurable hardware and multicore systems A low-overhead scheduling methodology for fine-grained acceleration of signal processing systems, SIGARCH Comput. Archit. News Journal of Signal Processing Systems, pp.67-74, 2008.

. Beh-+-01-]-u, M. Brandes, I. Eiglsperger, M. Herman, M. S. Himsolt et al., Graphml progress report, structural layer proposal, Graph Drawing -9th International Symposium, GD 2001 Vienna Austria,Bel06] P. Belanovic. An Open Tool Integration Environment for Efficient Design of Embedded Systems in Wireless Communications, pp.501-512, 2001.

G. Bilsen, M. Engels, R. Lauwereins, and J. A. Peperstraete, Cyclo-static data flow, 1995 International Conference on Acoustics, Speech, and Signal Processing, p.53, 1995.
DOI : 10.1109/ICASSP.1995.479579

J. Blazewicz, K. Ecker, B. Plateau, and D. Trystram, Handbook on parallel and distributed processing, p.65, 2000.

A. [. Berrou and . Glavieux, Near optimum error correcting coding and decoding: Turbo-codes. The best of the best: fifty years of communications and networking research, pp.45-73, 2007.
DOI : 10.1109/26.539767

J. Buck, S. Ha, E. Lee, and D. Messerschmitt, Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems, International Journal of Computer Simulation, vol.4, issue.2, pp.155-182, 1994.
DOI : 10.1016/B978-155860702-6/50048-X

. Bjk-+-95-]-r, C. Blumofe, B. Joerg, C. Kuszmaul, K. Leiserson et al., Cilk: An efficient multithreaded runtime system, Proceedings of the fifth ACM SIGPLAN symposium on Principles and practice of parallel programming, p.67, 1995.

N. Bambha, V. Kianzad, M. Khandelia, S. Bhattacharyyabl93, ]. J. Buck et al., Intermediate representations for design automation of multiprocessor DSP systems. Design Automation for Embedded Systems Scheduling dynamic dataflow graphs with bounded memory using thetoken flow model, IEEE International Conference on Acoustics, Speech, and Signal Processing, pp.74-93, 1993.

F. Balarin, L. Lavagno, P. Murthy, and A. Sangiovanni-vincentelli, Scheduling for embedded real-time systems, IEEE Design & Test of Computers, vol.15, issue.1, pp.71-82, 1998.
DOI : 10.1109/54.655185

]. R. Bre74 and . Brent, The parallel evaluation of general arithmetic expressions, Journal of the ACM (JACM), vol.21, issue.2, pp.201-206, 1974.

]. P. Bru07, . Brucker-]-s, S. Bhattacharyya, E. Sriram, and . Lee, Scheduling Algorithms Optimizing synchronization in multiprocessor DSP systems, IEEE Transactions on Signal Processing, vol.69, issue.706, pp.74-97, 1997.

[. Bell and G. Wood, Multicore programming guide, p.136, 2009.

J. Ceng, J. Castrillon, W. Sheng, H. Scharwachter, R. Leupers et al., MAPS, Proceedings of the 45th annual conference on Design automation, DAC '08, pp.754-759, 2008.
DOI : 10.1145/1391469.1391663

[. Chang, S. Ha, and E. Lee, Heterogeneous simulation -mixing discrete-event models with dataflow. The Journal of VLSI Signal Processing Polyphase codes with good periodic correlation properties, IEEE Transactions on Information Theory, vol.15, issue.184, pp.127-144, 1972.

H. Thomas, C. E. Cormen, R. L. Leiserson, C. Rivest, and . Stein, Introduction to Algorithms, Multiple access techniques for the uplink in future wireless communications systems. Third COST 289 Workshop, pp.89-119, 2001.

C. [. Cox and . Sundberg, An efficient adaptive circular Viterbi algorithm for decoding generalized tailbiting convolutional codes, IEEE Transactions on Vehicular Technology, vol.43, issue.1, pp.57-68, 1994.
DOI : 10.1109/25.282266

A. Dahlin, J. Ersfolk, G. Yang, H. Habli, and J. Lilius, The canals language and its compiler, Proceedings of th 12th International Workshop on Software and Compilers for Embedded Systems, SCOPES '09, pp.43-52, 1960.
DOI : 10.1145/1543820.1543829

E. Dahlman, S. Parkvall, J. Skold, and P. Beming, 3G Evolution: HSPA and LTE for Mobile Broadband, BIOS Users Guide, vol.15, issue.SPRU423F, pp.17-138, 2007.

A. Davis, E. Stotzer, R. Tatge, and A. Ward, Approaching peak performance with compiled code on a VLIW DSP 62 [ecl] Eclipse Open Source IDE : Available Online, Proceedings of lCSPAT Fall, p.120, 1996.

P. Feiler, D. Gluch, J. Hudak, C. Pa, ]. M. Engineering-instfly72 et al., The architecture analysis & design language (AADL): an introduction Some computer organizations and their effectiveness, IEEE Transactions on Computers, vol.100, pp.6521-65, 1972.

A. Friedmann, Enabling LTE development with TI new multicore SoC architecture SPRY134, pp.46-64, 2009.

A. Gatherer and E. Biscondi, Multicore DSP programming models [In the spotlight [Ghe06] Frank Ghenassia. Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems, IEEE Signal Processing Magazine, vol.26224, issue.67, pp.220-222, 2006.

E. Gamma, R. Helm, R. Johnson, and J. Vlissides, Design patterns: elements of reusable object-oriented software, p.119, 1995.

R. Michael, D. S. Garey, . Johnsongls99-]-t, C. Grandpierre, Y. Lavarenne et al., Computers and Intractability; A Guide to the Theory of NP-Completeness Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors [graa] Grammatica parser generator : Available Online, Hardware/Software CodesignCODES '99) Proceedings of the Seventh International Workshop on, pp.69-74, 1990.

]. R. Gra66 and . Graham, Bounds for certain multiprocessing anomalies, Bell System Technical Journal, vol.45, issue.66, p.149, 1966.

]. R. Gra69 and . Graham, Bounds on multiprocessing timing anomalies, SIAM JOURNAL ON APPLIED MATHEMATICS, vol.17, pp.416-429, 1969.

J. Gra00-]-thierry-grandpierre and . Gustafson, Modélisation d'architecturesparalì eles hétérogènes pour la génération automatique d'exécutifs distribués temps réel optimisés Grandpierre, Thierry. 82, 83 [GS03] T. Grandpierre and Y. Sorel. From algorithm and architecture specifications to automatic generation of distributed real-time executives: a seamless flow of graphs transformations [gsm10] GSM-UMTS network migration to LTE Reevaluating amdahl's law, MEMOCODE '03, pp.123-132, 1988.

W. Haid, K. Huang, I. Bacivarov, and L. Thiele, Multiprocessor SoC software design flows, IEEE Signal Processing Magazine, vol.26, issue.6, pp.64-71, 2009.
DOI : 10.1109/MSP.2009.934111

F. Hsu, M. Keceli, S. Ko, S. S. Shahparnia, E. Ha et al., Dif: An interchange format for dataflow-based design tools Compile-time scheduling of dynamic constructs in dataflow program graphs, IEEE Transactions on Computers, vol.46, pp.67-74, 1997.

B. Holter, On the capacity of the mimo channel-a tutorial introduction, IEEE Norwegian Symposium on Signal Processing, pp.167-172, 2001.

H. Holma, A. Toskala, U. Lte, and S. C. Hu, Parallel sequencing and assembly line problems, Operations Research, vol.15, issue.96, pp.841-848, 1961.

]. T. Jan03, ]. J. Janecekjan07, and . Janneck, Static vs. dynamic List-Scheduling performance comparison NL -a Network Language A predicate-based approach to defining visual language syntax, Symposium on Visual Languages and Formal Methods, HCC01, Stresa, pp.72-112, 2001.

. J. Jmb, T. Jiang, P. Muharemovic, and . Bertrand, Random access preamble detection for long term evolution wireless networks, Patent Nr, vol.124, p.125

J. W. Janneck, M. Mattavelli, M. Raulet, M. W. Kwok, and I. Ahmad, Reconfigurable video coding, Proceedings of the first annual ACM SIGMM conference on Multimedia systems, MMSys '10, pp.223-234, 1999.
DOI : 10.1145/1730836.1730864

URL : https://hal.archives-ouvertes.fr/hal-00566149

. J. Kag-+-09-]-l, I. Karam, A. Alkamal, G. Gatherer, D. Frantz et al., Trends in multicore DSP platforms The semantics of a simple language for parallel programming Information processing, IEEE Signal Process. Mag, vol.26, issue.74, pp.38-49, 1974.

H. [. Karp and . Flatt, Measuring parallel processor performance, Communications of the ACM, vol.33, issue.5, pp.539-543, 1990.
DOI : 10.1145/78607.78614

]. S. Kkj-+-08, Y. Kwon, W. Kim, S. Jeun, Y. Ha et al., A retargetable parallelprogramming framework for MPSoC, ACM Transactions on Design Automation of Electronic Systems (TODAES), vol.13, issue.3, pp.39-66, 2008.

G. Karsai, J. Sztipanovits, A. Ledeczi, and T. Kwok, Model-integrated development of embedded software High-performance algorithms of compile-time scheduling of parallel processors, Proceedings of the IEEE, pp.145-164, 1997.

]. E. Lar09 and . Larsson, MIMO detection methods: How they work, IEEE Signal Processing Magazine, vol.26, issue.3, pp.91-95, 2009.

]. E. Lee89, ]. E. Leelee01, and . Lee, Scheduling strategies for multiprocessor real-time DSP Overview of the ptolemy project The problem with threads, IEEE Global Telecommunications Conference and Exhibition. Communications Technology for the 1990s and Beyond, pp.6733-6775, 1989.

D. [. Lee and . Messerschmitt, Synchronous data flow, Proceedings of the IEEE Dataflow process networks. Proceedings of the IEEE, pp.1235-1245, 1987.
DOI : 10.1109/PROC.1987.13876

S. Moreau, S. Aridhi, M. Raulet, and J. Nezan, On modeling the RapidIO communication link using the AAA methodology [mca] The Multicore Association, DASIP, pp.140-147, 2007.

N. K. Bambha, M. Khandelia, and S. Bhattacharyya, Contention-conscious transaction ordering in multiprocessors DSP systems, IEEE Transactions on Signal Processing, pp.74-71, 2006.

C. Mehlführer, M. Wrulich, J. Colom-ikuno, D. Bosanska, and M. Rupp, Simulating the long term evolution physical layer, Proc. of the 17th European Signal Processing Conference, p.124, 2009.

J. Nezan, Integration de services video Mpeg sur architectures paralleles, p.49, 2002.
URL : https://hal.archives-ouvertes.fr/hal-00125340

T. Norman, The road to LTE for GSM and UMTS operators, pp.147-67, 2009.

M. Pelcat, S. Aridhi, and J. F. Nezan, Optimization of automatically generated multi-core code for the LTE RACH-PD algorithm. 0811.0582, p.140, 2008.
URL : https://hal.archives-ouvertes.fr/hal-00336477

J. Luis-pino, S. Shuvra, . Bhattacharyya, A. Edward, and . Lee, A hierarchical multiprocessor scheduling framework for synchronous dataflow graphs, pp.95-131, 1995.

J. Piat, S. Bhattacharyya, M. Pelcat, and M. Raulet, Multi-core code generation from interface based hierarchy, pp.58-68, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00440479

S. [. Piat, M. Bhattacharyya, and . Raulet, Interface-based hierarchy for synchronous data-flow graphs. submitted SAMOS conference IX, p.59, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00440478

J. Piat, Data Flow modeling and multi-core optimization of loop patterns, INSA Rennes, vol.53, p.99, 2010.

J. Luis, P. Edward, and A. Lee, Hierarchical static scheduling of dataflow graphs onto multiple processors, IEEE International Conference on Acoustics, Speech, and Signal Processing, pp.2643-2646, 1995.

M. Pelcat, P. Menuet, S. Aridhi, and J. Nezan, Scalable compile-time scheduler for multi-core architectures, 2009 Design, Automation & Test in Europe Conference & Exhibition, p.102, 2009.
DOI : 10.1109/DATE.2009.5090909

URL : https://hal.archives-ouvertes.fr/hal-00429393

J. Pelcat, J. Francois-nezan, J. Piat, S. Croizer, and . Aridhi, A System-Level architecture model for rapid prototyping of heterogeneous multicore embedded systems, DASIP, p.108, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00429397

H. Park, H. Oh, and S. Ha, Multiprocessor SoC design methods and tools PolyCore Software Poly-Mapper tool Generalized chirp-like polyphase sequences with optimum correlation properties, IEEE Signal Processing Magazine IEEE Transactions on Information Theory, vol.26, issue.384, pp.72-79, 1992.

J. Pelcat, M. Piat, J. F. Wipliez, S. Nezan, ]. R. Aridhipyn97 et al., An open framework for rapid prototyping of signal processing applications Iterative decoding of product codes: block turbo codesOFDM radio parameter set in Evolved UTRA downlinkadaptive modulation and channel coding rate control for singleantenna transmission in frequency domain scheduling, Proceedings of the 1st International Symposium on Turbo Codes and Related Topics, pp.143-71, 1997.

Y. [. Rihawi and . Louet, Peak-to-Average power ratio analysis in MIMO systems. Information and Communication Technologies, ICTTA'06. 2nd, p.23, 2006.
URL : https://hal.archives-ouvertes.fr/hal-00083993

]. M. Rum09 and . Rumney, LTE and the evolution to 4G wireless: design and measurement challenges, p.27, 2009.

]. A. Rvg99, A. J. Radulescu, ]. V. Van-gemundsar87, and . Sarkar, On the complexity of list scheduling algorithms for distributed-memory systems Partitioning and scheduling parallel programs for execution on multiprocessors, Proceedings of the 13th international conference on SupercomputingSB09] Sundararajan Sriram and Shuvra S. Bhattacharyya. Embedded Multiprocessors: Scheduling and Synchronization SDF4J : Available Online, pp.68-75, 1987.

O. Sinnen, M. Sgroi, L. Lavagno, and A. Sangiovanni-vincentelli, Task Scheduling for Parallel Systems (Wiley Series on Parallel and Distributed Computing) Wiley-Interscience Formal models for embedded system design, IEEE Design & Test of Computers, vol.49, issue.46, pp.11714-11741, 2000.

M. Sgroi, L. Lavagno, Y. Watanabe, and A. Sangiovanni-vincentelli, Synthesis of embedded software using free-choice petri nets4: A specification for XML meta-data and tool interfaces The SPIRIT Consortium The UMTS Long Term Evolution: From Theory to Practice [sys] Open SystemC initiative web site, Proceedings of the 36th annual ACM/IEEE Design Automation ConferenceSPI08] SPIRIT Schema Working Group. IP-XACT v1Stu07] S. Stuijk. Predictable Mapping of Streaming Applications on Multiprocessors, pp.805-810, 1999.

]. B. The07 and . Theelen, A performance analysis tool for Scenario-Aware streaming applications In Quantitative Evaluation of Systems 68 [tms07] TMS320TCI6488 DSP platform, texas instrument product bulletin (sprt415), 2007. 80, 106 [TMS08] TMS320C64x/C64x+ DSP CPU and instruction set reference guide, texas instrument technical document (SPRU732G), Fourth International Conference on the Trepkowski. Channel Estimation Strategies for Coded MIMO Systems, pp.269-270, 2004.

D. Wu, J. Eilert, and D. Liu, Evaluation of MIMO symbol detectors for 3GPP LTE terminals, Proc. 17th European Signal Processing Conference (EUSIPCO), p.42, 2009.